1 |
|
/* |
2 |
|
* sheepshaver_glue.cpp - Glue Kheperix CPU to SheepShaver CPU engine interface |
3 |
|
* |
4 |
< |
* SheepShaver (C) 1997-2004 Christian Bauer and Marc Hellwig |
4 |
> |
* SheepShaver (C) 1997-2005 Christian Bauer and Marc Hellwig |
5 |
|
* |
6 |
|
* This program is free software; you can redistribute it and/or modify |
7 |
|
* it under the terms of the GNU General Public License as published by |
38 |
|
#include "name_registry.h" |
39 |
|
#include "serial.h" |
40 |
|
#include "ether.h" |
41 |
+ |
#include "timer.h" |
42 |
|
|
43 |
|
#include <stdio.h> |
44 |
+ |
#include <stdlib.h> |
45 |
+ |
#ifdef HAVE_MALLOC_H |
46 |
+ |
#include <malloc.h> |
47 |
+ |
#endif |
48 |
+ |
|
49 |
+ |
#ifdef USE_SDL_VIDEO |
50 |
+ |
#include <SDL_events.h> |
51 |
+ |
#endif |
52 |
|
|
53 |
|
#if ENABLE_MON |
54 |
|
#include "mon.h" |
59 |
|
#include "debug.h" |
60 |
|
|
61 |
|
// Emulation time statistics |
62 |
< |
#define EMUL_TIME_STATS 1 |
62 |
> |
#ifndef EMUL_TIME_STATS |
63 |
> |
#define EMUL_TIME_STATS 0 |
64 |
> |
#endif |
65 |
|
|
66 |
|
#if EMUL_TIME_STATS |
67 |
|
static clock_t emul_start_time; |
68 |
< |
static uint32 interrupt_count = 0; |
68 |
> |
static uint32 interrupt_count = 0, ppc_interrupt_count = 0; |
69 |
|
static clock_t interrupt_time = 0; |
70 |
|
static uint32 exec68k_count = 0; |
71 |
|
static clock_t exec68k_time = 0; |
89 |
|
|
90 |
|
// From rsrc_patches.cpp |
91 |
|
extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h); |
92 |
+ |
extern "C" void named_check_load_invoc(uint32 type, uint32 name, uint32 h); |
93 |
|
|
94 |
|
// PowerPC EmulOp to exit from emulation looop |
95 |
|
const uint32 POWERPC_EXEC_RETURN = POWERPC_EMUL_OP | 1; |
96 |
|
|
85 |
– |
// Enable multicore (main/interrupts) cpu emulation? |
86 |
– |
#define MULTICORE_CPU (ASYNC_IRQ ? 1 : 0) |
87 |
– |
|
97 |
|
// Enable Execute68k() safety checks? |
98 |
|
#define SAFE_EXEC_68K 1 |
99 |
|
|
107 |
|
#define INTERRUPTS_IN_NATIVE_MODE 1 |
108 |
|
|
109 |
|
// Pointer to Kernel Data |
110 |
< |
static KernelData * const kernel_data = (KernelData *)KERNEL_DATA_BASE; |
110 |
> |
static KernelData * kernel_data; |
111 |
|
|
112 |
|
// SIGSEGV handler |
113 |
< |
static sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t); |
113 |
> |
sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t); |
114 |
> |
|
115 |
> |
#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT |
116 |
> |
// Special trampolines for EmulOp and NativeOp |
117 |
> |
static uint8 *emul_op_trampoline; |
118 |
> |
static uint8 *native_op_trampoline; |
119 |
> |
#endif |
120 |
|
|
121 |
|
// JIT Compiler enabled? |
122 |
|
static inline bool enable_jit_p() |
151 |
|
uint32 get_xer() const { return xer().get(); } |
152 |
|
void set_xer(uint32 v) { xer().set(v); } |
153 |
|
|
154 |
+ |
// Execute NATIVE_OP routine |
155 |
+ |
void execute_native_op(uint32 native_op); |
156 |
+ |
|
157 |
|
// Execute EMUL_OP routine |
158 |
|
void execute_emul_op(uint32 emul_op); |
159 |
|
|
166 |
|
// Execute MacOS/PPC code |
167 |
|
uint32 execute_macos_code(uint32 tvect, int nargs, uint32 const *args); |
168 |
|
|
169 |
+ |
#if PPC_ENABLE_JIT |
170 |
|
// Compile one instruction |
171 |
< |
virtual bool compile1(codegen_context_t & cg_context); |
172 |
< |
|
171 |
> |
virtual int compile1(codegen_context_t & cg_context); |
172 |
> |
#endif |
173 |
|
// Resource manager thunk |
174 |
|
void get_resource(uint32 old_get_resource); |
175 |
|
|
176 |
|
// Handle MacOS interrupt |
177 |
|
void interrupt(uint32 entry); |
159 |
– |
void handle_interrupt(); |
160 |
– |
|
161 |
– |
// Lazy memory allocator (one item at a time) |
162 |
– |
void *operator new(size_t size) |
163 |
– |
{ return allocator_helper< sheepshaver_cpu, lazy_allocator >::allocate(); } |
164 |
– |
void operator delete(void *p) |
165 |
– |
{ allocator_helper< sheepshaver_cpu, lazy_allocator >::deallocate(p); } |
166 |
– |
// FIXME: really make surre array allocation fail at link time? |
167 |
– |
void *operator new[](size_t); |
168 |
– |
void operator delete[](void *p); |
178 |
|
|
179 |
|
// Make sure the SIGSEGV handler can access CPU registers |
180 |
|
friend sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t); |
181 |
|
}; |
182 |
|
|
174 |
– |
// FIXME: this specialization doesn't work with GCC |
175 |
– |
// template<> lazy_allocator< sheepshaver_cpu > allocator_helper< sheepshaver_cpu, lazy_allocator >::allocator; |
176 |
– |
template< class data_type, template< class > class allocator_type > |
177 |
– |
allocator_type< data_type > allocator_helper< data_type, allocator_type >::allocator; |
178 |
– |
|
183 |
|
sheepshaver_cpu::sheepshaver_cpu() |
184 |
|
: powerpc_cpu(enable_jit_p()) |
185 |
|
{ |
206 |
|
} |
207 |
|
} |
208 |
|
|
205 |
– |
// Forward declaration for native opcode handler |
206 |
– |
static void NativeOp(int selector); |
207 |
– |
|
209 |
|
/* NativeOp instruction format: |
210 |
< |
+------------+--------------------------+--+----------+------------+ |
211 |
< |
| 6 | |FN| OP | 2 | |
212 |
< |
+------------+--------------------------+--+----------+------------+ |
213 |
< |
0 5 |6 19 20 21 25 26 31 |
210 |
> |
+------------+-------------------------+--+-----------+------------+ |
211 |
> |
| 6 | |FN| OP | 2 | |
212 |
> |
+------------+-------------------------+--+-----------+------------+ |
213 |
> |
0 5 |6 18 19 20 25 26 31 |
214 |
|
*/ |
215 |
|
|
216 |
< |
typedef bit_field< 20, 20 > FN_field; |
217 |
< |
typedef bit_field< 21, 25 > NATIVE_OP_field; |
216 |
> |
typedef bit_field< 19, 19 > FN_field; |
217 |
> |
typedef bit_field< 20, 25 > NATIVE_OP_field; |
218 |
|
typedef bit_field< 26, 31 > EMUL_OP_field; |
219 |
|
|
220 |
|
// Execute EMUL_OP routine |
228 |
|
for (int i = 0; i < 7; i++) |
229 |
|
r68.a[i] = gpr(16 + i); |
230 |
|
r68.a[7] = gpr(1); |
231 |
< |
uint32 saved_cr = get_cr() & CR_field<2>::mask(); |
231 |
> |
uint32 saved_cr = get_cr() & 0xff9fffff; // mask_operand::compute(11, 8) |
232 |
|
uint32 saved_xer = get_xer(); |
233 |
|
EmulOp(&r68, gpr(24), emul_op); |
234 |
|
set_cr(saved_cr); |
257 |
|
break; |
258 |
|
|
259 |
|
case 2: // EXEC_NATIVE |
260 |
< |
NativeOp(NATIVE_OP_field::extract(opcode)); |
260 |
> |
execute_native_op(NATIVE_OP_field::extract(opcode)); |
261 |
|
if (FN_field::test(opcode)) |
262 |
|
pc() = lr(); |
263 |
|
else |
272 |
|
} |
273 |
|
|
274 |
|
// Compile one instruction |
274 |
– |
bool sheepshaver_cpu::compile1(codegen_context_t & cg_context) |
275 |
– |
{ |
275 |
|
#if PPC_ENABLE_JIT |
276 |
+ |
int sheepshaver_cpu::compile1(codegen_context_t & cg_context) |
277 |
+ |
{ |
278 |
|
const instr_info_t *ii = cg_context.instr_info; |
279 |
|
if (ii->mnemo != PPC_I(SHEEP)) |
280 |
< |
return false; |
280 |
> |
return COMPILE_FAILURE; |
281 |
|
|
282 |
< |
bool compiled = false; |
282 |
> |
int status = COMPILE_FAILURE; |
283 |
|
powerpc_dyngen & dg = cg_context.codegen; |
284 |
|
uint32 opcode = cg_context.opcode; |
285 |
|
|
286 |
|
switch (opcode & 0x3f) { |
287 |
|
case 0: // EMUL_RETURN |
288 |
|
dg.gen_invoke(QuitEmulator); |
289 |
< |
compiled = true; |
289 |
> |
status = COMPILE_CODE_OK; |
290 |
|
break; |
291 |
|
|
292 |
|
case 1: // EXEC_RETURN |
293 |
|
dg.gen_spcflags_set(SPCFLAG_CPU_EXEC_RETURN); |
294 |
< |
compiled = true; |
294 |
> |
// Don't check for pending interrupts, we do know we have to |
295 |
> |
// get out of this block ASAP |
296 |
> |
dg.gen_exec_return(); |
297 |
> |
status = COMPILE_EPILOGUE_OK; |
298 |
|
break; |
299 |
|
|
300 |
|
case 2: { // EXEC_NATIVE |
301 |
|
uint32 selector = NATIVE_OP_field::extract(opcode); |
302 |
|
switch (selector) { |
303 |
+ |
#if !PPC_REENTRANT_JIT |
304 |
+ |
// Filter out functions that may invoke Execute68k() or |
305 |
+ |
// CallMacOS(), this would break reentrancy as they could |
306 |
+ |
// invalidate the translation cache and even overwrite |
307 |
+ |
// continuation code when we are done with them. |
308 |
|
case NATIVE_PATCH_NAME_REGISTRY: |
309 |
|
dg.gen_invoke(DoPatchNameRegistry); |
310 |
< |
compiled = true; |
310 |
> |
status = COMPILE_CODE_OK; |
311 |
|
break; |
312 |
|
case NATIVE_VIDEO_INSTALL_ACCEL: |
313 |
|
dg.gen_invoke(VideoInstallAccel); |
314 |
< |
compiled = true; |
314 |
> |
status = COMPILE_CODE_OK; |
315 |
|
break; |
316 |
|
case NATIVE_VIDEO_VBL: |
317 |
|
dg.gen_invoke(VideoVBL); |
318 |
< |
compiled = true; |
318 |
> |
status = COMPILE_CODE_OK; |
319 |
|
break; |
320 |
|
case NATIVE_GET_RESOURCE: |
321 |
|
case NATIVE_GET_1_RESOURCE: |
333 |
|
typedef void (*func_t)(dyngen_cpu_base, uint32); |
334 |
|
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::get_resource).ptr(); |
335 |
|
dg.gen_invoke_CPU_im(func, old_get_resource); |
336 |
< |
compiled = true; |
336 |
> |
status = COMPILE_CODE_OK; |
337 |
|
break; |
338 |
|
} |
339 |
< |
case NATIVE_DISABLE_INTERRUPT: |
331 |
< |
dg.gen_invoke(DisableInterrupt); |
332 |
< |
compiled = true; |
333 |
< |
break; |
334 |
< |
case NATIVE_ENABLE_INTERRUPT: |
335 |
< |
dg.gen_invoke(EnableInterrupt); |
336 |
< |
compiled = true; |
337 |
< |
break; |
339 |
> |
#endif |
340 |
|
case NATIVE_CHECK_LOAD_INVOC: |
341 |
|
dg.gen_load_T0_GPR(3); |
342 |
|
dg.gen_load_T1_GPR(4); |
343 |
|
dg.gen_se_16_32_T1(); |
344 |
|
dg.gen_load_T2_GPR(5); |
345 |
|
dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))check_load_invoc); |
346 |
< |
compiled = true; |
346 |
> |
status = COMPILE_CODE_OK; |
347 |
> |
break; |
348 |
> |
case NATIVE_NAMED_CHECK_LOAD_INVOC: |
349 |
> |
dg.gen_load_T0_GPR(3); |
350 |
> |
dg.gen_load_T1_GPR(4); |
351 |
> |
dg.gen_load_T2_GPR(5); |
352 |
> |
dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))named_check_load_invoc); |
353 |
> |
status = COMPILE_CODE_OK; |
354 |
> |
break; |
355 |
> |
case NATIVE_NQD_SYNC_HOOK: |
356 |
> |
dg.gen_load_T0_GPR(3); |
357 |
> |
dg.gen_invoke_T0_ret_T0((uint32 (*)(uint32))NQD_sync_hook); |
358 |
> |
dg.gen_store_T0_GPR(3); |
359 |
> |
status = COMPILE_CODE_OK; |
360 |
> |
break; |
361 |
> |
case NATIVE_NQD_BITBLT_HOOK: |
362 |
> |
dg.gen_load_T0_GPR(3); |
363 |
> |
dg.gen_invoke_T0_ret_T0((uint32 (*)(uint32))NQD_bitblt_hook); |
364 |
> |
dg.gen_store_T0_GPR(3); |
365 |
> |
status = COMPILE_CODE_OK; |
366 |
> |
break; |
367 |
> |
case NATIVE_NQD_FILLRECT_HOOK: |
368 |
> |
dg.gen_load_T0_GPR(3); |
369 |
> |
dg.gen_invoke_T0_ret_T0((uint32 (*)(uint32))NQD_fillrect_hook); |
370 |
> |
dg.gen_store_T0_GPR(3); |
371 |
> |
status = COMPILE_CODE_OK; |
372 |
> |
break; |
373 |
> |
case NATIVE_NQD_UNKNOWN_HOOK: |
374 |
> |
dg.gen_load_T0_GPR(3); |
375 |
> |
dg.gen_invoke_T0_ret_T0((uint32 (*)(uint32))NQD_unknown_hook); |
376 |
> |
dg.gen_store_T0_GPR(3); |
377 |
> |
status = COMPILE_CODE_OK; |
378 |
> |
break; |
379 |
> |
case NATIVE_NQD_BITBLT: |
380 |
> |
dg.gen_load_T0_GPR(3); |
381 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_bitblt); |
382 |
> |
status = COMPILE_CODE_OK; |
383 |
> |
break; |
384 |
> |
case NATIVE_NQD_INVRECT: |
385 |
> |
dg.gen_load_T0_GPR(3); |
386 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_invrect); |
387 |
> |
status = COMPILE_CODE_OK; |
388 |
> |
break; |
389 |
> |
case NATIVE_NQD_FILLRECT: |
390 |
> |
dg.gen_load_T0_GPR(3); |
391 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_fillrect); |
392 |
> |
status = COMPILE_CODE_OK; |
393 |
|
break; |
394 |
|
} |
395 |
< |
if (FN_field::test(opcode)) { |
396 |
< |
if (compiled) { |
397 |
< |
dg.gen_load_A0_LR(); |
398 |
< |
dg.gen_set_PC_A0(); |
395 |
> |
// Could we fully translate this NativeOp? |
396 |
> |
if (status == COMPILE_CODE_OK) { |
397 |
> |
if (!FN_field::test(opcode)) |
398 |
> |
cg_context.done_compile = false; |
399 |
> |
else { |
400 |
> |
dg.gen_load_T0_LR_aligned(); |
401 |
> |
dg.gen_set_PC_T0(); |
402 |
> |
cg_context.done_compile = true; |
403 |
|
} |
404 |
< |
cg_context.done_compile = true; |
404 |
> |
break; |
405 |
|
} |
406 |
< |
else |
406 |
> |
#if PPC_REENTRANT_JIT |
407 |
> |
// Try to execute NativeOp trampoline |
408 |
> |
if (!FN_field::test(opcode)) |
409 |
> |
dg.gen_set_PC_im(cg_context.pc + 4); |
410 |
> |
else { |
411 |
> |
dg.gen_load_T0_LR_aligned(); |
412 |
> |
dg.gen_set_PC_T0(); |
413 |
> |
} |
414 |
> |
dg.gen_mov_32_T0_im(selector); |
415 |
> |
dg.gen_jmp(native_op_trampoline); |
416 |
> |
cg_context.done_compile = true; |
417 |
> |
status = COMPILE_EPILOGUE_OK; |
418 |
> |
break; |
419 |
> |
#endif |
420 |
> |
// Invoke NativeOp handler |
421 |
> |
if (!FN_field::test(opcode)) { |
422 |
> |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
423 |
> |
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr(); |
424 |
> |
dg.gen_invoke_CPU_im(func, selector); |
425 |
|
cg_context.done_compile = false; |
426 |
+ |
status = COMPILE_CODE_OK; |
427 |
+ |
} |
428 |
+ |
// Otherwise, let it generate a call to execute_sheep() which |
429 |
+ |
// will cause necessary updates to the program counter |
430 |
|
break; |
431 |
|
} |
432 |
|
|
433 |
|
default: { // EMUL_OP |
434 |
+ |
uint32 emul_op = EMUL_OP_field::extract(opcode) - 3; |
435 |
+ |
#if PPC_REENTRANT_JIT |
436 |
+ |
// Try to execute EmulOp trampoline |
437 |
+ |
dg.gen_set_PC_im(cg_context.pc + 4); |
438 |
+ |
dg.gen_mov_32_T0_im(emul_op); |
439 |
+ |
dg.gen_jmp(emul_op_trampoline); |
440 |
+ |
cg_context.done_compile = true; |
441 |
+ |
status = COMPILE_EPILOGUE_OK; |
442 |
+ |
break; |
443 |
+ |
#endif |
444 |
+ |
// Invoke EmulOp handler |
445 |
|
typedef void (*func_t)(dyngen_cpu_base, uint32); |
446 |
|
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr(); |
447 |
< |
dg.gen_invoke_CPU_im(func, EMUL_OP_field::extract(opcode) - 3); |
447 |
> |
dg.gen_invoke_CPU_im(func, emul_op); |
448 |
|
cg_context.done_compile = false; |
449 |
< |
compiled = true; |
449 |
> |
status = COMPILE_CODE_OK; |
450 |
|
break; |
451 |
|
} |
452 |
|
} |
453 |
< |
return compiled; |
369 |
< |
#endif |
370 |
< |
return false; |
453 |
> |
return status; |
454 |
|
} |
455 |
+ |
#endif |
456 |
|
|
457 |
|
// Handle MacOS interrupt |
458 |
|
void sheepshaver_cpu::interrupt(uint32 entry) |
459 |
|
{ |
460 |
|
#if EMUL_TIME_STATS |
461 |
< |
interrupt_count++; |
461 |
> |
ppc_interrupt_count++; |
462 |
|
const clock_t interrupt_start = clock(); |
463 |
|
#endif |
464 |
|
|
381 |
– |
#if !MULTICORE_CPU |
465 |
|
// Save program counters and branch registers |
466 |
|
uint32 saved_pc = pc(); |
467 |
|
uint32 saved_lr = lr(); |
468 |
|
uint32 saved_ctr= ctr(); |
469 |
|
uint32 saved_sp = gpr(1); |
387 |
– |
#endif |
470 |
|
|
471 |
|
// Initialize stack pointer to SheepShaver alternate stack base |
472 |
|
gpr(1) = SignalStackBase() - 64; |
506 |
|
// Enter nanokernel |
507 |
|
execute(entry); |
508 |
|
|
427 |
– |
#if !MULTICORE_CPU |
509 |
|
// Restore program counters and branch registers |
510 |
|
pc() = saved_pc; |
511 |
|
lr() = saved_lr; |
512 |
|
ctr()= saved_ctr; |
513 |
|
gpr(1) = saved_sp; |
433 |
– |
#endif |
514 |
|
|
515 |
|
#if EMUL_TIME_STATS |
516 |
|
interrupt_time += (clock() - interrupt_start); |
708 |
|
* SheepShaver CPU engine interface |
709 |
|
**/ |
710 |
|
|
711 |
< |
static sheepshaver_cpu *main_cpu = NULL; // CPU emulator to handle usual control flow |
712 |
< |
static sheepshaver_cpu *interrupt_cpu = NULL; // CPU emulator to handle interrupts |
633 |
< |
static sheepshaver_cpu *current_cpu = NULL; // Current CPU emulator context |
711 |
> |
// PowerPC CPU emulator |
712 |
> |
static sheepshaver_cpu *ppc_cpu = NULL; |
713 |
|
|
714 |
|
void FlushCodeCache(uintptr start, uintptr end) |
715 |
|
{ |
716 |
|
D(bug("FlushCodeCache(%08x, %08x)\n", start, end)); |
717 |
< |
main_cpu->invalidate_cache_range(start, end); |
639 |
< |
#if MULTICORE_CPU |
640 |
< |
interrupt_cpu->invalidate_cache_range(start, end); |
641 |
< |
#endif |
642 |
< |
} |
643 |
< |
|
644 |
< |
static inline void cpu_push(sheepshaver_cpu *new_cpu) |
645 |
< |
{ |
646 |
< |
#if MULTICORE_CPU |
647 |
< |
current_cpu = new_cpu; |
648 |
< |
#endif |
649 |
< |
} |
650 |
< |
|
651 |
< |
static inline void cpu_pop() |
652 |
< |
{ |
653 |
< |
#if MULTICORE_CPU |
654 |
< |
current_cpu = main_cpu; |
655 |
< |
#endif |
717 |
> |
ppc_cpu->invalidate_cache_range(start, end); |
718 |
|
} |
719 |
|
|
720 |
|
// Dump PPC registers |
721 |
|
static void dump_registers(void) |
722 |
|
{ |
723 |
< |
current_cpu->dump_registers(); |
723 |
> |
ppc_cpu->dump_registers(); |
724 |
|
} |
725 |
|
|
726 |
|
// Dump log |
727 |
|
static void dump_log(void) |
728 |
|
{ |
729 |
< |
current_cpu->dump_log(); |
729 |
> |
ppc_cpu->dump_log(); |
730 |
|
} |
731 |
|
|
732 |
|
/* |
733 |
|
* Initialize CPU emulation |
734 |
|
*/ |
735 |
|
|
736 |
< |
static sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction) |
736 |
> |
sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction) |
737 |
|
{ |
738 |
|
#if ENABLE_VOSF |
739 |
|
// Handle screen fault |
745 |
|
const uintptr addr = (uintptr)fault_address; |
746 |
|
#if HAVE_SIGSEGV_SKIP_INSTRUCTION |
747 |
|
// Ignore writes to ROM |
748 |
< |
if ((addr - ROM_BASE) < ROM_SIZE) |
748 |
> |
if ((addr - (uintptr)ROMBaseHost) < ROM_SIZE) |
749 |
|
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
750 |
|
|
751 |
|
// Get program counter of target CPU |
752 |
< |
sheepshaver_cpu * const cpu = current_cpu; |
752 |
> |
sheepshaver_cpu * const cpu = ppc_cpu; |
753 |
|
const uint32 pc = cpu->pc(); |
754 |
|
|
755 |
|
// Fault in Mac ROM or RAM? |
756 |
< |
bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) || (pc >= RAMBase) && (pc < (RAMBase + RAMSize)); |
756 |
> |
bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) || (pc >= RAMBase) && (pc < (RAMBase + RAMSize)) || (pc >= DR_CACHE_BASE && pc < (DR_CACHE_BASE + DR_CACHE_SIZE)); |
757 |
|
if (mac_fault) { |
758 |
|
|
759 |
|
// "VM settings" during MacOS 8 installation |
773 |
|
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
774 |
|
else if (pc == ROM_BASE + 0x4a10a0 && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000)) |
775 |
|
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
776 |
+ |
|
777 |
+ |
// MacOS 8.6 serial drivers on startup (with DR Cache and OldWorld ROM) |
778 |
+ |
else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(16) == 0xf3012002 || cpu->gpr(16) == 0xf3012000)) |
779 |
+ |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
780 |
+ |
else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000)) |
781 |
+ |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
782 |
+ |
|
783 |
+ |
// Ignore writes to the zero page |
784 |
+ |
else if ((uint32)(addr - SheepMem::ZeroPage()) < (uint32)SheepMem::PageSize()) |
785 |
+ |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
786 |
|
|
787 |
|
// Ignore all other faults, if requested |
788 |
|
if (PrefsFindBool("ignoresegv")) |
792 |
|
#error "FIXME: You don't have the capability to skip instruction within signal handlers" |
793 |
|
#endif |
794 |
|
|
795 |
< |
printf("SIGSEGV\n"); |
796 |
< |
printf(" pc %p\n", fault_instruction); |
797 |
< |
printf(" ea %p\n", fault_address); |
726 |
< |
printf(" cpu %s\n", current_cpu == main_cpu ? "main" : "interrupts"); |
795 |
> |
fprintf(stderr, "SIGSEGV\n"); |
796 |
> |
fprintf(stderr, " pc %p\n", fault_instruction); |
797 |
> |
fprintf(stderr, " ea %p\n", fault_address); |
798 |
|
dump_registers(); |
799 |
< |
current_cpu->dump_log(); |
799 |
> |
ppc_cpu->dump_log(); |
800 |
|
enter_mon(); |
801 |
|
QuitEmulator(); |
802 |
|
|
805 |
|
|
806 |
|
void init_emul_ppc(void) |
807 |
|
{ |
808 |
+ |
// Get pointer to KernelData in host address space |
809 |
+ |
kernel_data = (KernelData *)Mac2HostAddr(KERNEL_DATA_BASE); |
810 |
+ |
|
811 |
|
// Initialize main CPU emulator |
812 |
< |
main_cpu = new sheepshaver_cpu(); |
813 |
< |
main_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000)); |
814 |
< |
main_cpu->set_register(powerpc_registers::GPR(4), any_register(KernelDataAddr + 0x1000)); |
812 |
> |
ppc_cpu = new sheepshaver_cpu(); |
813 |
> |
ppc_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000)); |
814 |
> |
ppc_cpu->set_register(powerpc_registers::GPR(4), any_register(KernelDataAddr + 0x1000)); |
815 |
|
WriteMacInt32(XLM_RUN_MODE, MODE_68K); |
816 |
|
|
743 |
– |
#if MULTICORE_CPU |
744 |
– |
// Initialize alternate CPU emulator to handle interrupts |
745 |
– |
interrupt_cpu = new sheepshaver_cpu(); |
746 |
– |
#endif |
747 |
– |
|
748 |
– |
// Install the handler for SIGSEGV |
749 |
– |
sigsegv_install_handler(sigsegv_handler); |
750 |
– |
|
817 |
|
#if ENABLE_MON |
818 |
|
// Install "regs" command in cxmon |
819 |
|
mon_add_command("regs", dump_registers, "regs Dump PowerPC registers\n"); |
839 |
|
printf("Total emulation time : %.1f sec\n", double(emul_time) / double(CLOCKS_PER_SEC)); |
840 |
|
printf("Total interrupt count: %d (%2.1f Hz)\n", interrupt_count, |
841 |
|
(double(interrupt_count) * CLOCKS_PER_SEC) / double(emul_time)); |
842 |
+ |
printf("Total ppc interrupt count: %d (%2.1f %%)\n", ppc_interrupt_count, |
843 |
+ |
(double(ppc_interrupt_count) * 100.0) / double(interrupt_count)); |
844 |
|
|
845 |
|
#define PRINT_STATS(LABEL, VAR_PREFIX) do { \ |
846 |
|
printf("Total " LABEL " count : %d\n", VAR_PREFIX##_count); \ |
857 |
|
printf("\n"); |
858 |
|
#endif |
859 |
|
|
860 |
< |
delete main_cpu; |
861 |
< |
#if MULTICORE_CPU |
794 |
< |
delete interrupt_cpu; |
795 |
< |
#endif |
860 |
> |
delete ppc_cpu; |
861 |
> |
ppc_cpu = NULL; |
862 |
|
} |
863 |
|
|
864 |
+ |
#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT |
865 |
+ |
// Initialize EmulOp trampolines |
866 |
+ |
void init_emul_op_trampolines(basic_dyngen & dg) |
867 |
+ |
{ |
868 |
+ |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
869 |
+ |
func_t func; |
870 |
+ |
|
871 |
+ |
// EmulOp |
872 |
+ |
emul_op_trampoline = dg.gen_start(); |
873 |
+ |
func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr(); |
874 |
+ |
dg.gen_invoke_CPU_T0(func); |
875 |
+ |
dg.gen_exec_return(); |
876 |
+ |
dg.gen_end(); |
877 |
+ |
|
878 |
+ |
// NativeOp |
879 |
+ |
native_op_trampoline = dg.gen_start(); |
880 |
+ |
func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr(); |
881 |
+ |
dg.gen_invoke_CPU_T0(func); |
882 |
+ |
dg.gen_exec_return(); |
883 |
+ |
dg.gen_end(); |
884 |
+ |
|
885 |
+ |
D(bug("EmulOp trampoline: %p\n", emul_op_trampoline)); |
886 |
+ |
D(bug("NativeOp trampoline: %p\n", native_op_trampoline)); |
887 |
+ |
} |
888 |
+ |
#endif |
889 |
+ |
|
890 |
|
/* |
891 |
|
* Emulation loop |
892 |
|
*/ |
893 |
|
|
894 |
|
void emul_ppc(uint32 entry) |
895 |
|
{ |
804 |
– |
current_cpu = main_cpu; |
896 |
|
#if 0 |
897 |
< |
current_cpu->start_log(); |
897 |
> |
ppc_cpu->start_log(); |
898 |
|
#endif |
899 |
|
// start emulation loop and enable code translation or caching |
900 |
< |
current_cpu->execute(entry); |
900 |
> |
ppc_cpu->execute(entry); |
901 |
|
} |
902 |
|
|
903 |
|
/* |
904 |
|
* Handle PowerPC interrupt |
905 |
|
*/ |
906 |
|
|
816 |
– |
#if ASYNC_IRQ |
817 |
– |
void HandleInterrupt(void) |
818 |
– |
{ |
819 |
– |
main_cpu->handle_interrupt(); |
820 |
– |
} |
821 |
– |
#else |
907 |
|
void TriggerInterrupt(void) |
908 |
|
{ |
909 |
+ |
idle_resume(); |
910 |
|
#if 0 |
911 |
|
WriteMacInt32(0x16a, ReadMacInt32(0x16a) + 1); |
912 |
|
#else |
913 |
|
// Trigger interrupt to main cpu only |
914 |
< |
if (main_cpu) |
915 |
< |
main_cpu->trigger_interrupt(); |
914 |
> |
if (ppc_cpu) |
915 |
> |
ppc_cpu->trigger_interrupt(); |
916 |
|
#endif |
917 |
|
} |
832 |
– |
#endif |
918 |
|
|
919 |
< |
void sheepshaver_cpu::handle_interrupt(void) |
919 |
> |
void HandleInterrupt(powerpc_registers *r) |
920 |
|
{ |
921 |
< |
// Do nothing if interrupts are disabled |
922 |
< |
if (*(int32 *)XLM_IRQ_NEST > 0) |
923 |
< |
return; |
921 |
> |
#ifdef USE_SDL_VIDEO |
922 |
> |
// We must fill in the events queue in the same thread that did call SDL_SetVideoMode() |
923 |
> |
SDL_PumpEvents(); |
924 |
> |
#endif |
925 |
|
|
926 |
< |
// Do nothing if there is no interrupt pending |
927 |
< |
if (InterruptFlags == 0) |
926 |
> |
// Do nothing if interrupts are disabled |
927 |
> |
if (int32(ReadMacInt32(XLM_IRQ_NEST)) > 0) |
928 |
|
return; |
929 |
|
|
930 |
< |
// Disable MacOS stack sniffer |
931 |
< |
WriteMacInt32(0x110, 0); |
930 |
> |
// Update interrupt count |
931 |
> |
#if EMUL_TIME_STATS |
932 |
> |
interrupt_count++; |
933 |
> |
#endif |
934 |
|
|
935 |
|
// Interrupt action depends on current run mode |
936 |
|
switch (ReadMacInt32(XLM_RUN_MODE)) { |
937 |
|
case MODE_68K: |
938 |
|
// 68k emulator active, trigger 68k interrupt level 1 |
851 |
– |
assert(current_cpu == main_cpu); |
939 |
|
WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1); |
940 |
< |
set_cr(get_cr() | tswap32(kernel_data->v[0x674 >> 2])); |
940 |
> |
r->cr.set(r->cr.get() | tswap32(kernel_data->v[0x674 >> 2])); |
941 |
|
break; |
942 |
|
|
943 |
|
#if INTERRUPTS_IN_NATIVE_MODE |
944 |
|
case MODE_NATIVE: |
945 |
|
// 68k emulator inactive, in nanokernel? |
946 |
< |
assert(current_cpu == main_cpu); |
947 |
< |
if (gpr(1) != KernelDataAddr) { |
946 |
> |
if (r->gpr[1] != KernelDataAddr) { |
947 |
> |
|
948 |
|
// Prepare for 68k interrupt level 1 |
949 |
|
WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1); |
950 |
|
WriteMacInt32(tswap32(kernel_data->v[0x658 >> 2]) + 0xdc, |
953 |
|
|
954 |
|
// Execute nanokernel interrupt routine (this will activate the 68k emulator) |
955 |
|
DisableInterrupt(); |
869 |
– |
cpu_push(interrupt_cpu); |
956 |
|
if (ROMType == ROMTYPE_NEWWORLD) |
957 |
< |
current_cpu->interrupt(ROM_BASE + 0x312b1c); |
957 |
> |
ppc_cpu->interrupt(ROM_BASE + 0x312b1c); |
958 |
|
else |
959 |
< |
current_cpu->interrupt(ROM_BASE + 0x312a3c); |
874 |
< |
cpu_pop(); |
959 |
> |
ppc_cpu->interrupt(ROM_BASE + 0x312a3c); |
960 |
|
} |
961 |
|
break; |
962 |
|
#endif |
965 |
|
case MODE_EMUL_OP: |
966 |
|
// 68k emulator active, within EMUL_OP routine, execute 68k interrupt routine directly when interrupt level is 0 |
967 |
|
if ((ReadMacInt32(XLM_68K_R25) & 7) == 0) { |
968 |
+ |
#if EMUL_TIME_STATS |
969 |
+ |
const clock_t interrupt_start = clock(); |
970 |
+ |
#endif |
971 |
|
#if 1 |
972 |
|
// Execute full 68k interrupt routine |
973 |
|
M68kRegisters r; |
974 |
|
uint32 old_r25 = ReadMacInt32(XLM_68K_R25); // Save interrupt level |
975 |
|
WriteMacInt32(XLM_68K_R25, 0x21); // Execute with interrupt level 1 |
976 |
< |
static const uint8 proc[] = { |
976 |
> |
static const uint8 proc_template[] = { |
977 |
|
0x3f, 0x3c, 0x00, 0x00, // move.w #$0000,-(sp) (fake format word) |
978 |
|
0x48, 0x7a, 0x00, 0x0a, // pea @1(pc) (return address) |
979 |
|
0x40, 0xe7, // move sr,-(sp) (saved SR) |
981 |
|
0x4e, 0xd0, // jmp (a0) |
982 |
|
M68K_RTS >> 8, M68K_RTS & 0xff // @1 |
983 |
|
}; |
984 |
< |
Execute68k((uint32)proc, &r); |
984 |
> |
BUILD_SHEEPSHAVER_PROCEDURE(proc); |
985 |
> |
Execute68k(proc, &r); |
986 |
|
WriteMacInt32(XLM_68K_R25, old_r25); // Restore interrupt level |
987 |
|
#else |
988 |
|
// Only update cursor |
994 |
|
} |
995 |
|
} |
996 |
|
#endif |
997 |
+ |
#if EMUL_TIME_STATS |
998 |
+ |
interrupt_time += (clock() - interrupt_start); |
999 |
+ |
#endif |
1000 |
|
} |
1001 |
|
break; |
1002 |
|
#endif |
1003 |
|
} |
1004 |
|
} |
1005 |
|
|
1006 |
< |
static void get_resource(void); |
1007 |
< |
static void get_1_resource(void); |
916 |
< |
static void get_ind_resource(void); |
917 |
< |
static void get_1_ind_resource(void); |
918 |
< |
static void r_get_resource(void); |
919 |
< |
|
920 |
< |
#define GPR(REG) current_cpu->gpr(REG) |
921 |
< |
|
922 |
< |
static void NativeOp(int selector) |
1006 |
> |
// Execute NATIVE_OP routine |
1007 |
> |
void sheepshaver_cpu::execute_native_op(uint32 selector) |
1008 |
|
{ |
1009 |
|
#if EMUL_TIME_STATS |
1010 |
|
native_exec_count++; |
1022 |
|
VideoVBL(); |
1023 |
|
break; |
1024 |
|
case NATIVE_VIDEO_DO_DRIVER_IO: |
1025 |
< |
GPR(3) = (int32)(int16)VideoDoDriverIO((void *)GPR(3), (void *)GPR(4), |
1026 |
< |
(void *)GPR(5), GPR(6), GPR(7)); |
1025 |
> |
gpr(3) = (int32)(int16)VideoDoDriverIO(gpr(3), gpr(4), gpr(5), gpr(6), gpr(7)); |
1026 |
> |
break; |
1027 |
> |
case NATIVE_ETHER_AO_GET_HWADDR: |
1028 |
> |
AO_get_ethernet_address(gpr(3)); |
1029 |
> |
break; |
1030 |
> |
case NATIVE_ETHER_AO_ADD_MULTI: |
1031 |
> |
AO_enable_multicast(gpr(3)); |
1032 |
> |
break; |
1033 |
> |
case NATIVE_ETHER_AO_DEL_MULTI: |
1034 |
> |
AO_disable_multicast(gpr(3)); |
1035 |
> |
break; |
1036 |
> |
case NATIVE_ETHER_AO_SEND_PACKET: |
1037 |
> |
AO_transmit_packet(gpr(3)); |
1038 |
|
break; |
943 |
– |
#ifdef WORDS_BIGENDIAN |
1039 |
|
case NATIVE_ETHER_IRQ: |
1040 |
|
EtherIRQ(); |
1041 |
|
break; |
1042 |
|
case NATIVE_ETHER_INIT: |
1043 |
< |
GPR(3) = InitStreamModule((void *)GPR(3)); |
1043 |
> |
gpr(3) = InitStreamModule((void *)gpr(3)); |
1044 |
|
break; |
1045 |
|
case NATIVE_ETHER_TERM: |
1046 |
|
TerminateStreamModule(); |
1047 |
|
break; |
1048 |
|
case NATIVE_ETHER_OPEN: |
1049 |
< |
GPR(3) = ether_open((queue_t *)GPR(3), (void *)GPR(4), GPR(5), GPR(6), (void*)GPR(7)); |
1049 |
> |
gpr(3) = ether_open((queue_t *)gpr(3), (void *)gpr(4), gpr(5), gpr(6), (void*)gpr(7)); |
1050 |
|
break; |
1051 |
|
case NATIVE_ETHER_CLOSE: |
1052 |
< |
GPR(3) = ether_close((queue_t *)GPR(3), GPR(4), (void *)GPR(5)); |
1052 |
> |
gpr(3) = ether_close((queue_t *)gpr(3), gpr(4), (void *)gpr(5)); |
1053 |
|
break; |
1054 |
|
case NATIVE_ETHER_WPUT: |
1055 |
< |
GPR(3) = ether_wput((queue_t *)GPR(3), (mblk_t *)GPR(4)); |
1055 |
> |
gpr(3) = ether_wput((queue_t *)gpr(3), (mblk_t *)gpr(4)); |
1056 |
|
break; |
1057 |
|
case NATIVE_ETHER_RSRV: |
1058 |
< |
GPR(3) = ether_rsrv((queue_t *)GPR(3)); |
1058 |
> |
gpr(3) = ether_rsrv((queue_t *)gpr(3)); |
1059 |
|
break; |
1060 |
< |
#else |
1061 |
< |
case NATIVE_ETHER_INIT: |
1062 |
< |
// FIXME: needs more complicated thunks |
1063 |
< |
GPR(3) = false; |
1060 |
> |
case NATIVE_NQD_SYNC_HOOK: |
1061 |
> |
gpr(3) = NQD_sync_hook(gpr(3)); |
1062 |
> |
break; |
1063 |
> |
case NATIVE_NQD_UNKNOWN_HOOK: |
1064 |
> |
gpr(3) = NQD_unknown_hook(gpr(3)); |
1065 |
> |
break; |
1066 |
> |
case NATIVE_NQD_BITBLT_HOOK: |
1067 |
> |
gpr(3) = NQD_bitblt_hook(gpr(3)); |
1068 |
> |
break; |
1069 |
> |
case NATIVE_NQD_BITBLT: |
1070 |
> |
NQD_bitblt(gpr(3)); |
1071 |
> |
break; |
1072 |
> |
case NATIVE_NQD_FILLRECT_HOOK: |
1073 |
> |
gpr(3) = NQD_fillrect_hook(gpr(3)); |
1074 |
> |
break; |
1075 |
> |
case NATIVE_NQD_INVRECT: |
1076 |
> |
NQD_invrect(gpr(3)); |
1077 |
> |
break; |
1078 |
> |
case NATIVE_NQD_FILLRECT: |
1079 |
> |
NQD_fillrect(gpr(3)); |
1080 |
|
break; |
970 |
– |
#endif |
1081 |
|
case NATIVE_SERIAL_NOTHING: |
1082 |
|
case NATIVE_SERIAL_OPEN: |
1083 |
|
case NATIVE_SERIAL_PRIME_IN: |
1095 |
|
SerialStatus, |
1096 |
|
SerialClose |
1097 |
|
}; |
1098 |
< |
GPR(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](GPR(3), GPR(4)); |
1098 |
> |
gpr(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](gpr(3), gpr(4)); |
1099 |
|
break; |
1100 |
|
} |
1101 |
|
case NATIVE_GET_RESOURCE: |
1102 |
+ |
get_resource(ReadMacInt32(XLM_GET_RESOURCE)); |
1103 |
+ |
break; |
1104 |
|
case NATIVE_GET_1_RESOURCE: |
1105 |
+ |
get_resource(ReadMacInt32(XLM_GET_1_RESOURCE)); |
1106 |
+ |
break; |
1107 |
|
case NATIVE_GET_IND_RESOURCE: |
1108 |
< |
case NATIVE_GET_1_IND_RESOURCE: |
995 |
< |
case NATIVE_R_GET_RESOURCE: { |
996 |
< |
typedef void (*GetResourceCallback)(void); |
997 |
< |
static const GetResourceCallback get_resource_callbacks[] = { |
998 |
< |
get_resource, |
999 |
< |
get_1_resource, |
1000 |
< |
get_ind_resource, |
1001 |
< |
get_1_ind_resource, |
1002 |
< |
r_get_resource |
1003 |
< |
}; |
1004 |
< |
get_resource_callbacks[selector - NATIVE_GET_RESOURCE](); |
1108 |
> |
get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE)); |
1109 |
|
break; |
1110 |
< |
} |
1111 |
< |
case NATIVE_DISABLE_INTERRUPT: |
1008 |
< |
DisableInterrupt(); |
1110 |
> |
case NATIVE_GET_1_IND_RESOURCE: |
1111 |
> |
get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE)); |
1112 |
|
break; |
1113 |
< |
case NATIVE_ENABLE_INTERRUPT: |
1114 |
< |
EnableInterrupt(); |
1113 |
> |
case NATIVE_R_GET_RESOURCE: |
1114 |
> |
get_resource(ReadMacInt32(XLM_R_GET_RESOURCE)); |
1115 |
|
break; |
1116 |
|
case NATIVE_MAKE_EXECUTABLE: |
1117 |
< |
MakeExecutable(0, (void *)GPR(4), GPR(5)); |
1117 |
> |
MakeExecutable(0, gpr(4), gpr(5)); |
1118 |
|
break; |
1119 |
|
case NATIVE_CHECK_LOAD_INVOC: |
1120 |
< |
check_load_invoc(GPR(3), GPR(4), GPR(5)); |
1120 |
> |
check_load_invoc(gpr(3), gpr(4), gpr(5)); |
1121 |
> |
break; |
1122 |
> |
case NATIVE_NAMED_CHECK_LOAD_INVOC: |
1123 |
> |
named_check_load_invoc(gpr(3), gpr(4), gpr(5)); |
1124 |
|
break; |
1125 |
|
default: |
1126 |
|
printf("FATAL: NATIVE_OP called with bogus selector %d\n", selector); |
1141 |
|
|
1142 |
|
void Execute68k(uint32 pc, M68kRegisters *r) |
1143 |
|
{ |
1144 |
< |
current_cpu->execute_68k(pc, r); |
1144 |
> |
ppc_cpu->execute_68k(pc, r); |
1145 |
|
} |
1146 |
|
|
1147 |
|
/* |
1164 |
|
|
1165 |
|
uint32 call_macos(uint32 tvect) |
1166 |
|
{ |
1167 |
< |
return current_cpu->execute_macos_code(tvect, 0, NULL); |
1167 |
> |
return ppc_cpu->execute_macos_code(tvect, 0, NULL); |
1168 |
|
} |
1169 |
|
|
1170 |
|
uint32 call_macos1(uint32 tvect, uint32 arg1) |
1171 |
|
{ |
1172 |
|
const uint32 args[] = { arg1 }; |
1173 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1173 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1174 |
|
} |
1175 |
|
|
1176 |
|
uint32 call_macos2(uint32 tvect, uint32 arg1, uint32 arg2) |
1177 |
|
{ |
1178 |
|
const uint32 args[] = { arg1, arg2 }; |
1179 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1179 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1180 |
|
} |
1181 |
|
|
1182 |
|
uint32 call_macos3(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3) |
1183 |
|
{ |
1184 |
|
const uint32 args[] = { arg1, arg2, arg3 }; |
1185 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1185 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1186 |
|
} |
1187 |
|
|
1188 |
|
uint32 call_macos4(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4) |
1189 |
|
{ |
1190 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4 }; |
1191 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1191 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1192 |
|
} |
1193 |
|
|
1194 |
|
uint32 call_macos5(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5) |
1195 |
|
{ |
1196 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5 }; |
1197 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1197 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1198 |
|
} |
1199 |
|
|
1200 |
|
uint32 call_macos6(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6) |
1201 |
|
{ |
1202 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6 }; |
1203 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1203 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1204 |
|
} |
1205 |
|
|
1206 |
|
uint32 call_macos7(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6, uint32 arg7) |
1207 |
|
{ |
1208 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6, arg7 }; |
1209 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1104 |
< |
} |
1105 |
< |
|
1106 |
< |
/* |
1107 |
< |
* Resource Manager thunks |
1108 |
< |
*/ |
1109 |
< |
|
1110 |
< |
void get_resource(void) |
1111 |
< |
{ |
1112 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_RESOURCE)); |
1113 |
< |
} |
1114 |
< |
|
1115 |
< |
void get_1_resource(void) |
1116 |
< |
{ |
1117 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_1_RESOURCE)); |
1118 |
< |
} |
1119 |
< |
|
1120 |
< |
void get_ind_resource(void) |
1121 |
< |
{ |
1122 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE)); |
1123 |
< |
} |
1124 |
< |
|
1125 |
< |
void get_1_ind_resource(void) |
1126 |
< |
{ |
1127 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE)); |
1128 |
< |
} |
1129 |
< |
|
1130 |
< |
void r_get_resource(void) |
1131 |
< |
{ |
1132 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_R_GET_RESOURCE)); |
1209 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1210 |
|
} |