1 |
|
/* |
2 |
|
* sheepshaver_glue.cpp - Glue Kheperix CPU to SheepShaver CPU engine interface |
3 |
|
* |
4 |
< |
* SheepShaver (C) 1997-2002 Christian Bauer and Marc Hellwig |
4 |
> |
* SheepShaver (C) 1997-2005 Christian Bauer and Marc Hellwig |
5 |
|
* |
6 |
|
* This program is free software; you can redistribute it and/or modify |
7 |
|
* it under the terms of the GNU General Public License as published by |
28 |
|
#include "macos_util.h" |
29 |
|
#include "block-alloc.hpp" |
30 |
|
#include "sigsegv.h" |
31 |
– |
#include "spcflags.h" |
31 |
|
#include "cpu/ppc/ppc-cpu.hpp" |
32 |
|
#include "cpu/ppc/ppc-operations.hpp" |
33 |
+ |
#include "cpu/ppc/ppc-instructions.hpp" |
34 |
+ |
#include "thunks.h" |
35 |
|
|
36 |
|
// Used for NativeOp trampolines |
37 |
|
#include "video.h" |
38 |
|
#include "name_registry.h" |
39 |
|
#include "serial.h" |
40 |
+ |
#include "ether.h" |
41 |
+ |
#include "timer.h" |
42 |
|
|
43 |
|
#include <stdio.h> |
44 |
+ |
#include <stdlib.h> |
45 |
+ |
#ifdef HAVE_MALLOC_H |
46 |
+ |
#include <malloc.h> |
47 |
+ |
#endif |
48 |
+ |
|
49 |
+ |
#ifdef USE_SDL_VIDEO |
50 |
+ |
#include <SDL_events.h> |
51 |
+ |
#endif |
52 |
|
|
53 |
|
#if ENABLE_MON |
54 |
|
#include "mon.h" |
55 |
|
#include "mon_disass.h" |
56 |
|
#endif |
57 |
|
|
58 |
< |
#define DEBUG 1 |
58 |
> |
#define DEBUG 0 |
59 |
|
#include "debug.h" |
60 |
|
|
61 |
+ |
// Emulation time statistics |
62 |
+ |
#ifndef EMUL_TIME_STATS |
63 |
+ |
#define EMUL_TIME_STATS 0 |
64 |
+ |
#endif |
65 |
+ |
|
66 |
+ |
#if EMUL_TIME_STATS |
67 |
+ |
static clock_t emul_start_time; |
68 |
+ |
static uint32 interrupt_count = 0, ppc_interrupt_count = 0; |
69 |
+ |
static clock_t interrupt_time = 0; |
70 |
+ |
static uint32 exec68k_count = 0; |
71 |
+ |
static clock_t exec68k_time = 0; |
72 |
+ |
static uint32 native_exec_count = 0; |
73 |
+ |
static clock_t native_exec_time = 0; |
74 |
+ |
static uint32 macos_exec_count = 0; |
75 |
+ |
static clock_t macos_exec_time = 0; |
76 |
+ |
#endif |
77 |
+ |
|
78 |
|
static void enter_mon(void) |
79 |
|
{ |
80 |
|
// Start up mon in real-mode |
84 |
|
#endif |
85 |
|
} |
86 |
|
|
87 |
< |
// Enable multicore (main/interrupts) cpu emulation? |
88 |
< |
#define MULTICORE_CPU 0 |
87 |
> |
// From main_*.cpp |
88 |
> |
extern uintptr SignalStackBase(); |
89 |
> |
|
90 |
> |
// From rsrc_patches.cpp |
91 |
> |
extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h); |
92 |
> |
|
93 |
> |
// PowerPC EmulOp to exit from emulation looop |
94 |
> |
const uint32 POWERPC_EXEC_RETURN = POWERPC_EMUL_OP | 1; |
95 |
|
|
96 |
|
// Enable Execute68k() safety checks? |
97 |
|
#define SAFE_EXEC_68K 1 |
106 |
|
#define INTERRUPTS_IN_NATIVE_MODE 1 |
107 |
|
|
108 |
|
// Pointer to Kernel Data |
109 |
< |
static KernelData * const kernel_data = (KernelData *)KERNEL_DATA_BASE; |
109 |
> |
static KernelData * kernel_data; |
110 |
> |
|
111 |
> |
// SIGSEGV handler |
112 |
> |
sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t); |
113 |
> |
|
114 |
> |
#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT |
115 |
> |
// Special trampolines for EmulOp and NativeOp |
116 |
> |
static uint8 *emul_op_trampoline; |
117 |
> |
static uint8 *native_op_trampoline; |
118 |
> |
#endif |
119 |
> |
|
120 |
> |
// JIT Compiler enabled? |
121 |
> |
static inline bool enable_jit_p() |
122 |
> |
{ |
123 |
> |
return PrefsFindBool("jit"); |
124 |
> |
} |
125 |
|
|
126 |
|
|
127 |
|
/** |
128 |
|
* PowerPC emulator glue with special 'sheep' opcodes |
129 |
|
**/ |
130 |
|
|
131 |
< |
struct sheepshaver_exec_return { }; |
131 |
> |
enum { |
132 |
> |
PPC_I(SHEEP) = PPC_I(MAX), |
133 |
> |
PPC_I(SHEEP_MAX) |
134 |
> |
}; |
135 |
|
|
136 |
|
class sheepshaver_cpu |
137 |
|
: public powerpc_cpu |
141 |
|
|
142 |
|
public: |
143 |
|
|
144 |
< |
sheepshaver_cpu() |
145 |
< |
: powerpc_cpu() |
94 |
< |
{ init_decoder(); } |
144 |
> |
// Constructor |
145 |
> |
sheepshaver_cpu(); |
146 |
|
|
147 |
< |
// Condition Register accessors |
147 |
> |
// CR & XER accessors |
148 |
|
uint32 get_cr() const { return cr().get(); } |
149 |
|
void set_cr(uint32 v) { cr().set(v); } |
150 |
+ |
uint32 get_xer() const { return xer().get(); } |
151 |
+ |
void set_xer(uint32 v) { xer().set(v); } |
152 |
|
|
153 |
< |
// Execution loop |
154 |
< |
void execute(uint32 pc); |
153 |
> |
// Execute NATIVE_OP routine |
154 |
> |
void execute_native_op(uint32 native_op); |
155 |
> |
|
156 |
> |
// Execute EMUL_OP routine |
157 |
> |
void execute_emul_op(uint32 emul_op); |
158 |
|
|
159 |
|
// Execute 68k routine |
160 |
|
void execute_68k(uint32 entry, M68kRegisters *r); |
165 |
|
// Execute MacOS/PPC code |
166 |
|
uint32 execute_macos_code(uint32 tvect, int nargs, uint32 const *args); |
167 |
|
|
168 |
+ |
#if PPC_ENABLE_JIT |
169 |
+ |
// Compile one instruction |
170 |
+ |
virtual int compile1(codegen_context_t & cg_context); |
171 |
+ |
#endif |
172 |
|
// Resource manager thunk |
173 |
|
void get_resource(uint32 old_get_resource); |
174 |
|
|
175 |
|
// Handle MacOS interrupt |
176 |
|
void interrupt(uint32 entry); |
177 |
|
|
178 |
< |
// spcflags for interrupts handling |
179 |
< |
static uint32 spcflags; |
178 |
> |
// Make sure the SIGSEGV handler can access CPU registers |
179 |
> |
friend sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t); |
180 |
|
|
181 |
< |
// Lazy memory allocator (one item at a time) |
182 |
< |
void *operator new(size_t size) |
183 |
< |
{ return allocator_helper< sheepshaver_cpu, lazy_allocator >::allocate(); } |
124 |
< |
void operator delete(void *p) |
125 |
< |
{ allocator_helper< sheepshaver_cpu, lazy_allocator >::deallocate(p); } |
126 |
< |
// FIXME: really make surre array allocation fail at link time? |
127 |
< |
void *operator new[](size_t); |
128 |
< |
void operator delete[](void *p); |
181 |
> |
// Memory allocator returning areas aligned on 16-byte boundaries |
182 |
> |
void *operator new(size_t size); |
183 |
> |
void operator delete(void *p); |
184 |
|
}; |
185 |
|
|
186 |
< |
uint32 sheepshaver_cpu::spcflags = 0; |
187 |
< |
lazy_allocator< sheepshaver_cpu > allocator_helper< sheepshaver_cpu, lazy_allocator >::allocator; |
186 |
> |
// Memory allocator returning sheepshaver_cpu objects aligned on 16-byte boundaries |
187 |
> |
// FORMAT: [ alignment ] magic identifier, offset to malloc'ed data, sheepshaver_cpu data |
188 |
> |
void *sheepshaver_cpu::operator new(size_t size) |
189 |
> |
{ |
190 |
> |
const int ALIGN = 16; |
191 |
> |
|
192 |
> |
// Allocate enough space for sheepshaver_cpu data + signature + align pad |
193 |
> |
uint8 *ptr = (uint8 *)malloc(size + ALIGN * 2); |
194 |
> |
if (ptr == NULL) |
195 |
> |
throw std::bad_alloc(); |
196 |
> |
|
197 |
> |
// Align memory |
198 |
> |
int ofs = 0; |
199 |
> |
while ((((uintptr)ptr) % ALIGN) != 0) |
200 |
> |
ofs++, ptr++; |
201 |
> |
|
202 |
> |
// Insert signature and offset |
203 |
> |
struct aligned_block_t { |
204 |
> |
uint32 pad[(ALIGN - 8) / 4]; |
205 |
> |
uint32 signature; |
206 |
> |
uint32 offset; |
207 |
> |
uint8 data[sizeof(sheepshaver_cpu)]; |
208 |
> |
}; |
209 |
> |
aligned_block_t *blk = (aligned_block_t *)ptr; |
210 |
> |
blk->signature = FOURCC('S','C','P','U'); |
211 |
> |
blk->offset = ofs + (&blk->data[0] - (uint8 *)blk); |
212 |
> |
assert((((uintptr)&blk->data) % ALIGN) == 0); |
213 |
> |
return &blk->data[0]; |
214 |
> |
} |
215 |
|
|
216 |
< |
void sheepshaver_cpu::init_decoder() |
216 |
> |
void sheepshaver_cpu::operator delete(void *p) |
217 |
|
{ |
218 |
< |
#ifndef PPC_NO_STATIC_II_INDEX_TABLE |
219 |
< |
static bool initialized = false; |
220 |
< |
if (initialized) |
221 |
< |
return; |
222 |
< |
initialized = true; |
223 |
< |
#endif |
218 |
> |
uint32 *blk = (uint32 *)p; |
219 |
> |
assert(blk[-2] == FOURCC('S','C','P','U')); |
220 |
> |
void *ptr = (void *)(((uintptr)p) - blk[-1]); |
221 |
> |
free(ptr); |
222 |
> |
} |
223 |
> |
|
224 |
> |
sheepshaver_cpu::sheepshaver_cpu() |
225 |
> |
: powerpc_cpu(enable_jit_p()) |
226 |
> |
{ |
227 |
> |
init_decoder(); |
228 |
> |
} |
229 |
|
|
230 |
+ |
void sheepshaver_cpu::init_decoder() |
231 |
+ |
{ |
232 |
|
static const instr_info_t sheep_ii_table[] = { |
233 |
|
{ "sheep", |
234 |
< |
(execute_fn)&sheepshaver_cpu::execute_sheep, |
234 |
> |
(execute_pmf)&sheepshaver_cpu::execute_sheep, |
235 |
|
NULL, |
236 |
< |
D_form, 6, 0, CFLOW_TRAP |
236 |
> |
PPC_I(SHEEP), |
237 |
> |
D_form, 6, 0, CFLOW_JUMP | CFLOW_TRAP |
238 |
|
} |
239 |
|
}; |
240 |
|
|
247 |
|
} |
248 |
|
} |
249 |
|
|
160 |
– |
// Forward declaration for native opcode handler |
161 |
– |
static void NativeOp(int selector); |
162 |
– |
|
250 |
|
/* NativeOp instruction format: |
251 |
< |
+------------+--------------------------+--+----------+------------+ |
252 |
< |
| 6 | |FN| OP | 2 | |
253 |
< |
+------------+--------------------------+--+----------+------------+ |
254 |
< |
0 5 |6 19 20 21 25 26 31 |
251 |
> |
+------------+-------------------------+--+-----------+------------+ |
252 |
> |
| 6 | |FN| OP | 2 | |
253 |
> |
+------------+-------------------------+--+-----------+------------+ |
254 |
> |
0 5 |6 18 19 20 25 26 31 |
255 |
|
*/ |
256 |
|
|
257 |
< |
typedef bit_field< 20, 20 > FN_field; |
258 |
< |
typedef bit_field< 21, 25 > NATIVE_OP_field; |
257 |
> |
typedef bit_field< 19, 19 > FN_field; |
258 |
> |
typedef bit_field< 20, 25 > NATIVE_OP_field; |
259 |
|
typedef bit_field< 26, 31 > EMUL_OP_field; |
260 |
|
|
261 |
+ |
// Execute EMUL_OP routine |
262 |
+ |
void sheepshaver_cpu::execute_emul_op(uint32 emul_op) |
263 |
+ |
{ |
264 |
+ |
M68kRegisters r68; |
265 |
+ |
WriteMacInt32(XLM_68K_R25, gpr(25)); |
266 |
+ |
WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP); |
267 |
+ |
for (int i = 0; i < 8; i++) |
268 |
+ |
r68.d[i] = gpr(8 + i); |
269 |
+ |
for (int i = 0; i < 7; i++) |
270 |
+ |
r68.a[i] = gpr(16 + i); |
271 |
+ |
r68.a[7] = gpr(1); |
272 |
+ |
uint32 saved_cr = get_cr() & 0xff9fffff; // mask_operand::compute(11, 8) |
273 |
+ |
uint32 saved_xer = get_xer(); |
274 |
+ |
EmulOp(&r68, gpr(24), emul_op); |
275 |
+ |
set_cr(saved_cr); |
276 |
+ |
set_xer(saved_xer); |
277 |
+ |
for (int i = 0; i < 8; i++) |
278 |
+ |
gpr(8 + i) = r68.d[i]; |
279 |
+ |
for (int i = 0; i < 7; i++) |
280 |
+ |
gpr(16 + i) = r68.a[i]; |
281 |
+ |
gpr(1) = r68.a[7]; |
282 |
+ |
WriteMacInt32(XLM_RUN_MODE, MODE_68K); |
283 |
+ |
} |
284 |
+ |
|
285 |
|
// Execute SheepShaver instruction |
286 |
|
void sheepshaver_cpu::execute_sheep(uint32 opcode) |
287 |
|
{ |
292 |
|
case 0: // EMUL_RETURN |
293 |
|
QuitEmulator(); |
294 |
|
break; |
295 |
< |
|
295 |
> |
|
296 |
|
case 1: // EXEC_RETURN |
297 |
< |
throw sheepshaver_exec_return(); |
297 |
> |
spcflags().set(SPCFLAG_CPU_EXEC_RETURN); |
298 |
|
break; |
299 |
|
|
300 |
|
case 2: // EXEC_NATIVE |
301 |
< |
NativeOp(NATIVE_OP_field::extract(opcode)); |
301 |
> |
execute_native_op(NATIVE_OP_field::extract(opcode)); |
302 |
|
if (FN_field::test(opcode)) |
303 |
|
pc() = lr(); |
304 |
|
else |
305 |
|
pc() += 4; |
306 |
|
break; |
307 |
|
|
308 |
< |
default: { // EMUL_OP |
309 |
< |
M68kRegisters r68; |
199 |
< |
WriteMacInt32(XLM_68K_R25, gpr(25)); |
200 |
< |
WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP); |
201 |
< |
for (int i = 0; i < 8; i++) |
202 |
< |
r68.d[i] = gpr(8 + i); |
203 |
< |
for (int i = 0; i < 7; i++) |
204 |
< |
r68.a[i] = gpr(16 + i); |
205 |
< |
r68.a[7] = gpr(1); |
206 |
< |
EmulOp(&r68, gpr(24), EMUL_OP_field::extract(opcode) - 3); |
207 |
< |
for (int i = 0; i < 8; i++) |
208 |
< |
gpr(8 + i) = r68.d[i]; |
209 |
< |
for (int i = 0; i < 7; i++) |
210 |
< |
gpr(16 + i) = r68.a[i]; |
211 |
< |
gpr(1) = r68.a[7]; |
212 |
< |
WriteMacInt32(XLM_RUN_MODE, MODE_68K); |
308 |
> |
default: // EMUL_OP |
309 |
> |
execute_emul_op(EMUL_OP_field::extract(opcode) - 3); |
310 |
|
pc() += 4; |
311 |
|
break; |
312 |
|
} |
216 |
– |
} |
313 |
|
} |
314 |
|
|
315 |
< |
// Checks for pending interrupts |
316 |
< |
struct execute_nothing { |
317 |
< |
static inline void execute(powerpc_cpu *) { } |
318 |
< |
}; |
315 |
> |
// Compile one instruction |
316 |
> |
#if PPC_ENABLE_JIT |
317 |
> |
int sheepshaver_cpu::compile1(codegen_context_t & cg_context) |
318 |
> |
{ |
319 |
> |
const instr_info_t *ii = cg_context.instr_info; |
320 |
> |
if (ii->mnemo != PPC_I(SHEEP)) |
321 |
> |
return COMPILE_FAILURE; |
322 |
> |
|
323 |
> |
int status = COMPILE_FAILURE; |
324 |
> |
powerpc_dyngen & dg = cg_context.codegen; |
325 |
> |
uint32 opcode = cg_context.opcode; |
326 |
|
|
327 |
< |
struct execute_spcflags_check { |
328 |
< |
static inline void execute(powerpc_cpu *cpu) { |
329 |
< |
#if !ASYNC_IRQ |
330 |
< |
if (SPCFLAGS_TEST(SPCFLAG_ALL_BUT_EXEC_RETURN)) { |
331 |
< |
if (SPCFLAGS_TEST( SPCFLAG_ENTER_MON )) { |
332 |
< |
SPCFLAGS_CLEAR( SPCFLAG_ENTER_MON ); |
333 |
< |
enter_mon(); |
334 |
< |
} |
335 |
< |
if (SPCFLAGS_TEST( SPCFLAG_DOINT )) { |
336 |
< |
SPCFLAGS_CLEAR( SPCFLAG_DOINT ); |
337 |
< |
HandleInterrupt(); |
338 |
< |
} |
339 |
< |
if (SPCFLAGS_TEST( SPCFLAG_INT )) { |
340 |
< |
SPCFLAGS_CLEAR( SPCFLAG_INT ); |
341 |
< |
SPCFLAGS_SET( SPCFLAG_DOINT ); |
327 |
> |
switch (opcode & 0x3f) { |
328 |
> |
case 0: // EMUL_RETURN |
329 |
> |
dg.gen_invoke(QuitEmulator); |
330 |
> |
status = COMPILE_CODE_OK; |
331 |
> |
break; |
332 |
> |
|
333 |
> |
case 1: // EXEC_RETURN |
334 |
> |
dg.gen_spcflags_set(SPCFLAG_CPU_EXEC_RETURN); |
335 |
> |
// Don't check for pending interrupts, we do know we have to |
336 |
> |
// get out of this block ASAP |
337 |
> |
dg.gen_exec_return(); |
338 |
> |
status = COMPILE_EPILOGUE_OK; |
339 |
> |
break; |
340 |
> |
|
341 |
> |
case 2: { // EXEC_NATIVE |
342 |
> |
uint32 selector = NATIVE_OP_field::extract(opcode); |
343 |
> |
switch (selector) { |
344 |
> |
#if !PPC_REENTRANT_JIT |
345 |
> |
// Filter out functions that may invoke Execute68k() or |
346 |
> |
// CallMacOS(), this would break reentrancy as they could |
347 |
> |
// invalidate the translation cache and even overwrite |
348 |
> |
// continuation code when we are done with them. |
349 |
> |
case NATIVE_PATCH_NAME_REGISTRY: |
350 |
> |
dg.gen_invoke(DoPatchNameRegistry); |
351 |
> |
status = COMPILE_CODE_OK; |
352 |
> |
break; |
353 |
> |
case NATIVE_VIDEO_INSTALL_ACCEL: |
354 |
> |
dg.gen_invoke(VideoInstallAccel); |
355 |
> |
status = COMPILE_CODE_OK; |
356 |
> |
break; |
357 |
> |
case NATIVE_VIDEO_VBL: |
358 |
> |
dg.gen_invoke(VideoVBL); |
359 |
> |
status = COMPILE_CODE_OK; |
360 |
> |
break; |
361 |
> |
case NATIVE_GET_RESOURCE: |
362 |
> |
case NATIVE_GET_1_RESOURCE: |
363 |
> |
case NATIVE_GET_IND_RESOURCE: |
364 |
> |
case NATIVE_GET_1_IND_RESOURCE: |
365 |
> |
case NATIVE_R_GET_RESOURCE: { |
366 |
> |
static const uint32 get_resource_ptr[] = { |
367 |
> |
XLM_GET_RESOURCE, |
368 |
> |
XLM_GET_1_RESOURCE, |
369 |
> |
XLM_GET_IND_RESOURCE, |
370 |
> |
XLM_GET_1_IND_RESOURCE, |
371 |
> |
XLM_R_GET_RESOURCE |
372 |
> |
}; |
373 |
> |
uint32 old_get_resource = ReadMacInt32(get_resource_ptr[selector - NATIVE_GET_RESOURCE]); |
374 |
> |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
375 |
> |
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::get_resource).ptr(); |
376 |
> |
dg.gen_invoke_CPU_im(func, old_get_resource); |
377 |
> |
status = COMPILE_CODE_OK; |
378 |
> |
break; |
379 |
> |
} |
380 |
> |
case NATIVE_CHECK_LOAD_INVOC: |
381 |
> |
dg.gen_load_T0_GPR(3); |
382 |
> |
dg.gen_load_T1_GPR(4); |
383 |
> |
dg.gen_se_16_32_T1(); |
384 |
> |
dg.gen_load_T2_GPR(5); |
385 |
> |
dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))check_load_invoc); |
386 |
> |
status = COMPILE_CODE_OK; |
387 |
> |
break; |
388 |
> |
#endif |
389 |
> |
case NATIVE_BITBLT: |
390 |
> |
dg.gen_load_T0_GPR(3); |
391 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_bitblt); |
392 |
> |
status = COMPILE_CODE_OK; |
393 |
> |
break; |
394 |
> |
case NATIVE_INVRECT: |
395 |
> |
dg.gen_load_T0_GPR(3); |
396 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_invrect); |
397 |
> |
status = COMPILE_CODE_OK; |
398 |
> |
break; |
399 |
> |
case NATIVE_FILLRECT: |
400 |
> |
dg.gen_load_T0_GPR(3); |
401 |
> |
dg.gen_invoke_T0((void (*)(uint32))NQD_fillrect); |
402 |
> |
status = COMPILE_CODE_OK; |
403 |
> |
break; |
404 |
> |
} |
405 |
> |
// Could we fully translate this NativeOp? |
406 |
> |
if (status == COMPILE_CODE_OK) { |
407 |
> |
if (!FN_field::test(opcode)) |
408 |
> |
cg_context.done_compile = false; |
409 |
> |
else { |
410 |
> |
dg.gen_load_A0_LR(); |
411 |
> |
dg.gen_set_PC_A0(); |
412 |
> |
cg_context.done_compile = true; |
413 |
|
} |
414 |
+ |
break; |
415 |
|
} |
416 |
+ |
#if PPC_REENTRANT_JIT |
417 |
+ |
// Try to execute NativeOp trampoline |
418 |
+ |
if (!FN_field::test(opcode)) |
419 |
+ |
dg.gen_set_PC_im(cg_context.pc + 4); |
420 |
+ |
else { |
421 |
+ |
dg.gen_load_A0_LR(); |
422 |
+ |
dg.gen_set_PC_A0(); |
423 |
+ |
} |
424 |
+ |
dg.gen_mov_32_T0_im(selector); |
425 |
+ |
dg.gen_jmp(native_op_trampoline); |
426 |
+ |
cg_context.done_compile = true; |
427 |
+ |
status = COMPILE_EPILOGUE_OK; |
428 |
+ |
break; |
429 |
|
#endif |
430 |
+ |
// Invoke NativeOp handler |
431 |
+ |
if (!FN_field::test(opcode)) { |
432 |
+ |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
433 |
+ |
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr(); |
434 |
+ |
dg.gen_invoke_CPU_im(func, selector); |
435 |
+ |
cg_context.done_compile = false; |
436 |
+ |
status = COMPILE_CODE_OK; |
437 |
+ |
} |
438 |
+ |
// Otherwise, let it generate a call to execute_sheep() which |
439 |
+ |
// will cause necessary updates to the program counter |
440 |
+ |
break; |
441 |
|
} |
243 |
– |
}; |
442 |
|
|
443 |
< |
// Execution loop |
444 |
< |
void sheepshaver_cpu::execute(uint32 entry) |
445 |
< |
{ |
446 |
< |
try { |
447 |
< |
pc() = entry; |
448 |
< |
powerpc_cpu::do_execute<execute_nothing, execute_spcflags_check>(); |
449 |
< |
} |
450 |
< |
catch (sheepshaver_exec_return const &) { |
451 |
< |
// Nothing, simply return |
443 |
> |
default: { // EMUL_OP |
444 |
> |
uint32 emul_op = EMUL_OP_field::extract(opcode) - 3; |
445 |
> |
#if PPC_REENTRANT_JIT |
446 |
> |
// Try to execute EmulOp trampoline |
447 |
> |
dg.gen_set_PC_im(cg_context.pc + 4); |
448 |
> |
dg.gen_mov_32_T0_im(emul_op); |
449 |
> |
dg.gen_jmp(emul_op_trampoline); |
450 |
> |
cg_context.done_compile = true; |
451 |
> |
status = COMPILE_EPILOGUE_OK; |
452 |
> |
break; |
453 |
> |
#endif |
454 |
> |
// Invoke EmulOp handler |
455 |
> |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
456 |
> |
func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr(); |
457 |
> |
dg.gen_invoke_CPU_im(func, emul_op); |
458 |
> |
cg_context.done_compile = false; |
459 |
> |
status = COMPILE_CODE_OK; |
460 |
> |
break; |
461 |
|
} |
255 |
– |
catch (...) { |
256 |
– |
printf("ERROR: execute() received an unknown exception!\n"); |
257 |
– |
QuitEmulator(); |
462 |
|
} |
463 |
+ |
return status; |
464 |
|
} |
465 |
+ |
#endif |
466 |
|
|
467 |
|
// Handle MacOS interrupt |
468 |
|
void sheepshaver_cpu::interrupt(uint32 entry) |
469 |
|
{ |
470 |
< |
#if !MULTICORE_CPU |
470 |
> |
#if EMUL_TIME_STATS |
471 |
> |
ppc_interrupt_count++; |
472 |
> |
const clock_t interrupt_start = clock(); |
473 |
> |
#endif |
474 |
> |
|
475 |
|
// Save program counters and branch registers |
476 |
|
uint32 saved_pc = pc(); |
477 |
|
uint32 saved_lr = lr(); |
478 |
|
uint32 saved_ctr= ctr(); |
479 |
|
uint32 saved_sp = gpr(1); |
270 |
– |
#endif |
480 |
|
|
481 |
|
// Initialize stack pointer to SheepShaver alternate stack base |
482 |
< |
gpr(1) = SheepStack1Base - 64; |
482 |
> |
gpr(1) = SignalStackBase() - 64; |
483 |
|
|
484 |
|
// Build trampoline to return from interrupt |
485 |
< |
uint32 trampoline[] = { htonl(POWERPC_EMUL_OP | 1) }; |
485 |
> |
SheepVar32 trampoline = POWERPC_EXEC_RETURN; |
486 |
|
|
487 |
|
// Prepare registers for nanokernel interrupt routine |
488 |
|
kernel_data->v[0x004 >> 2] = htonl(gpr(1)); |
501 |
|
gpr(1) = KernelDataAddr; |
502 |
|
gpr(7) = ntohl(kernel_data->v[0x660 >> 2]); |
503 |
|
gpr(8) = 0; |
504 |
< |
gpr(10) = (uint32)trampoline; |
505 |
< |
gpr(12) = (uint32)trampoline; |
506 |
< |
gpr(13) = cr().get(); |
504 |
> |
gpr(10) = trampoline.addr(); |
505 |
> |
gpr(12) = trampoline.addr(); |
506 |
> |
gpr(13) = get_cr(); |
507 |
|
|
508 |
|
// rlwimi. r7,r7,8,0,0 |
509 |
|
uint32 result = op_ppc_rlwimi::apply(gpr(7), 8, 0x80000000, gpr(7)); |
511 |
|
gpr(7) = result; |
512 |
|
|
513 |
|
gpr(11) = 0xf072; // MSR (SRR1) |
514 |
< |
cr().set((gpr(11) & 0x0fff0000) | (cr().get() & ~0x0fff0000)); |
514 |
> |
cr().set((gpr(11) & 0x0fff0000) | (get_cr() & ~0x0fff0000)); |
515 |
|
|
516 |
|
// Enter nanokernel |
517 |
|
execute(entry); |
518 |
|
|
310 |
– |
#if !MULTICORE_CPU |
519 |
|
// Restore program counters and branch registers |
520 |
|
pc() = saved_pc; |
521 |
|
lr() = saved_lr; |
522 |
|
ctr()= saved_ctr; |
523 |
|
gpr(1) = saved_sp; |
524 |
+ |
|
525 |
+ |
#if EMUL_TIME_STATS |
526 |
+ |
interrupt_time += (clock() - interrupt_start); |
527 |
|
#endif |
528 |
|
} |
529 |
|
|
530 |
|
// Execute 68k routine |
531 |
|
void sheepshaver_cpu::execute_68k(uint32 entry, M68kRegisters *r) |
532 |
|
{ |
533 |
+ |
#if EMUL_TIME_STATS |
534 |
+ |
exec68k_count++; |
535 |
+ |
const clock_t exec68k_start = clock(); |
536 |
+ |
#endif |
537 |
+ |
|
538 |
|
#if SAFE_EXEC_68K |
539 |
|
if (ReadMacInt32(XLM_RUN_MODE) != MODE_EMUL_OP) |
540 |
|
printf("FATAL: Execute68k() not called from EMUL_OP mode\n"); |
544 |
|
uint32 saved_pc = pc(); |
545 |
|
uint32 saved_lr = lr(); |
546 |
|
uint32 saved_ctr= ctr(); |
547 |
+ |
uint32 saved_cr = get_cr(); |
548 |
|
|
549 |
|
// Create MacOS stack frame |
550 |
|
// FIXME: make sure MacOS doesn't expect PPC registers to live on top |
616 |
|
pc() = saved_pc; |
617 |
|
lr() = saved_lr; |
618 |
|
ctr()= saved_ctr; |
619 |
+ |
set_cr(saved_cr); |
620 |
+ |
|
621 |
+ |
#if EMUL_TIME_STATS |
622 |
+ |
exec68k_time += (clock() - exec68k_start); |
623 |
+ |
#endif |
624 |
|
} |
625 |
|
|
626 |
|
// Call MacOS PPC code |
627 |
|
uint32 sheepshaver_cpu::execute_macos_code(uint32 tvect, int nargs, uint32 const *args) |
628 |
|
{ |
629 |
+ |
#if EMUL_TIME_STATS |
630 |
+ |
macos_exec_count++; |
631 |
+ |
const clock_t macos_exec_start = clock(); |
632 |
+ |
#endif |
633 |
+ |
|
634 |
|
// Save program counters and branch registers |
635 |
|
uint32 saved_pc = pc(); |
636 |
|
uint32 saved_lr = lr(); |
637 |
|
uint32 saved_ctr= ctr(); |
638 |
|
|
639 |
|
// Build trampoline with EXEC_RETURN |
640 |
< |
uint32 trampoline[] = { htonl(POWERPC_EMUL_OP | 1) }; |
641 |
< |
lr() = (uint32)trampoline; |
640 |
> |
SheepVar32 trampoline = POWERPC_EXEC_RETURN; |
641 |
> |
lr() = trampoline.addr(); |
642 |
|
|
643 |
|
gpr(1) -= 64; // Create stack frame |
644 |
|
uint32 proc = ReadMacInt32(tvect); // Get routine address |
669 |
|
lr() = saved_lr; |
670 |
|
ctr()= saved_ctr; |
671 |
|
|
672 |
+ |
#if EMUL_TIME_STATS |
673 |
+ |
macos_exec_time += (clock() - macos_exec_start); |
674 |
+ |
#endif |
675 |
+ |
|
676 |
|
return retval; |
677 |
|
} |
678 |
|
|
682 |
|
// Save branch registers |
683 |
|
uint32 saved_lr = lr(); |
684 |
|
|
685 |
< |
const uint32 trampoline[] = { htonl(POWERPC_EMUL_OP | 1) }; |
686 |
< |
lr() = (uint32)trampoline; |
685 |
> |
SheepVar32 trampoline = POWERPC_EXEC_RETURN; |
686 |
> |
WriteMacInt32(trampoline.addr(), POWERPC_EXEC_RETURN); |
687 |
> |
lr() = trampoline.addr(); |
688 |
|
|
689 |
|
execute(entry); |
690 |
|
|
693 |
|
} |
694 |
|
|
695 |
|
// Resource Manager thunk |
464 |
– |
extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h); |
465 |
– |
|
696 |
|
inline void sheepshaver_cpu::get_resource(uint32 old_get_resource) |
697 |
|
{ |
698 |
|
uint32 type = gpr(3); |
718 |
|
* SheepShaver CPU engine interface |
719 |
|
**/ |
720 |
|
|
721 |
< |
static sheepshaver_cpu *main_cpu = NULL; // CPU emulator to handle usual control flow |
722 |
< |
static sheepshaver_cpu *interrupt_cpu = NULL; // CPU emulator to handle interrupts |
493 |
< |
static sheepshaver_cpu *current_cpu = NULL; // Current CPU emulator context |
721 |
> |
// PowerPC CPU emulator |
722 |
> |
static sheepshaver_cpu *ppc_cpu = NULL; |
723 |
|
|
724 |
< |
static inline void cpu_push(sheepshaver_cpu *new_cpu) |
724 |
> |
void FlushCodeCache(uintptr start, uintptr end) |
725 |
|
{ |
726 |
< |
#if MULTICORE_CPU |
727 |
< |
current_cpu = new_cpu; |
499 |
< |
#endif |
500 |
< |
} |
501 |
< |
|
502 |
< |
static inline void cpu_pop() |
503 |
< |
{ |
504 |
< |
#if MULTICORE_CPU |
505 |
< |
current_cpu = main_cpu; |
506 |
< |
#endif |
726 |
> |
D(bug("FlushCodeCache(%08x, %08x)\n", start, end)); |
727 |
> |
ppc_cpu->invalidate_cache_range(start, end); |
728 |
|
} |
729 |
|
|
730 |
|
// Dump PPC registers |
731 |
|
static void dump_registers(void) |
732 |
|
{ |
733 |
< |
current_cpu->dump_registers(); |
733 |
> |
ppc_cpu->dump_registers(); |
734 |
|
} |
735 |
|
|
736 |
|
// Dump log |
737 |
|
static void dump_log(void) |
738 |
|
{ |
739 |
< |
current_cpu->dump_log(); |
739 |
> |
ppc_cpu->dump_log(); |
740 |
|
} |
741 |
|
|
742 |
|
/* |
743 |
|
* Initialize CPU emulation |
744 |
|
*/ |
745 |
|
|
746 |
< |
static sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction) |
746 |
> |
sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction) |
747 |
|
{ |
748 |
|
#if ENABLE_VOSF |
749 |
|
// Handle screen fault |
755 |
|
const uintptr addr = (uintptr)fault_address; |
756 |
|
#if HAVE_SIGSEGV_SKIP_INSTRUCTION |
757 |
|
// Ignore writes to ROM |
758 |
< |
if ((addr - ROM_BASE) < ROM_SIZE) |
758 |
> |
if ((addr - (uintptr)ROMBaseHost) < ROM_SIZE) |
759 |
|
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
760 |
|
|
761 |
< |
// Ignore all other faults, if requested |
762 |
< |
if (PrefsFindBool("ignoresegv")) |
763 |
< |
return SIGSEGV_RETURN_FAILURE; |
761 |
> |
// Get program counter of target CPU |
762 |
> |
sheepshaver_cpu * const cpu = ppc_cpu; |
763 |
> |
const uint32 pc = cpu->pc(); |
764 |
> |
|
765 |
> |
// Fault in Mac ROM or RAM? |
766 |
> |
bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) || (pc >= RAMBase) && (pc < (RAMBase + RAMSize)) || (pc >= DR_CACHE_BASE && pc < (DR_CACHE_BASE + DR_CACHE_SIZE)); |
767 |
> |
if (mac_fault) { |
768 |
> |
|
769 |
> |
// "VM settings" during MacOS 8 installation |
770 |
> |
if (pc == ROM_BASE + 0x488160 && cpu->gpr(20) == 0xf8000000) |
771 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
772 |
> |
|
773 |
> |
// MacOS 8.5 installation |
774 |
> |
else if (pc == ROM_BASE + 0x488140 && cpu->gpr(16) == 0xf8000000) |
775 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
776 |
> |
|
777 |
> |
// MacOS 8 serial drivers on startup |
778 |
> |
else if (pc == ROM_BASE + 0x48e080 && (cpu->gpr(8) == 0xf3012002 || cpu->gpr(8) == 0xf3012000)) |
779 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
780 |
> |
|
781 |
> |
// MacOS 8.1 serial drivers on startup |
782 |
> |
else if (pc == ROM_BASE + 0x48c5e0 && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000)) |
783 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
784 |
> |
else if (pc == ROM_BASE + 0x4a10a0 && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000)) |
785 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
786 |
> |
|
787 |
> |
// MacOS 8.6 serial drivers on startup (with DR Cache and OldWorld ROM) |
788 |
> |
else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(16) == 0xf3012002 || cpu->gpr(16) == 0xf3012000)) |
789 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
790 |
> |
else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000)) |
791 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
792 |
> |
|
793 |
> |
// Ignore writes to the zero page |
794 |
> |
else if ((uint32)(addr - SheepMem::ZeroPage()) < (uint32)SheepMem::PageSize()) |
795 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
796 |
> |
|
797 |
> |
// Ignore all other faults, if requested |
798 |
> |
if (PrefsFindBool("ignoresegv")) |
799 |
> |
return SIGSEGV_RETURN_SKIP_INSTRUCTION; |
800 |
> |
} |
801 |
|
#else |
802 |
|
#error "FIXME: You don't have the capability to skip instruction within signal handlers" |
803 |
|
#endif |
804 |
|
|
805 |
< |
printf("SIGSEGV\n"); |
806 |
< |
printf(" pc %p\n", fault_instruction); |
807 |
< |
printf(" ea %p\n", fault_address); |
550 |
< |
printf(" cpu %s\n", current_cpu == main_cpu ? "main" : "interrupts"); |
805 |
> |
fprintf(stderr, "SIGSEGV\n"); |
806 |
> |
fprintf(stderr, " pc %p\n", fault_instruction); |
807 |
> |
fprintf(stderr, " ea %p\n", fault_address); |
808 |
|
dump_registers(); |
809 |
< |
current_cpu->dump_log(); |
809 |
> |
ppc_cpu->dump_log(); |
810 |
|
enter_mon(); |
811 |
|
QuitEmulator(); |
812 |
|
|
815 |
|
|
816 |
|
void init_emul_ppc(void) |
817 |
|
{ |
818 |
+ |
// Get pointer to KernelData in host address space |
819 |
+ |
kernel_data = (KernelData *)Mac2HostAddr(KERNEL_DATA_BASE); |
820 |
+ |
|
821 |
|
// Initialize main CPU emulator |
822 |
< |
main_cpu = new sheepshaver_cpu(); |
823 |
< |
main_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000)); |
822 |
> |
ppc_cpu = new sheepshaver_cpu(); |
823 |
> |
ppc_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000)); |
824 |
> |
ppc_cpu->set_register(powerpc_registers::GPR(4), any_register(KernelDataAddr + 0x1000)); |
825 |
|
WriteMacInt32(XLM_RUN_MODE, MODE_68K); |
826 |
|
|
566 |
– |
#if MULTICORE_CPU |
567 |
– |
// Initialize alternate CPU emulator to handle interrupts |
568 |
– |
interrupt_cpu = new sheepshaver_cpu(); |
569 |
– |
#endif |
570 |
– |
|
571 |
– |
// Install the handler for SIGSEGV |
572 |
– |
sigsegv_install_handler(sigsegv_handler); |
573 |
– |
|
827 |
|
#if ENABLE_MON |
828 |
|
// Install "regs" command in cxmon |
829 |
|
mon_add_command("regs", dump_registers, "regs Dump PowerPC registers\n"); |
830 |
|
mon_add_command("log", dump_log, "log Dump PowerPC emulation log\n"); |
831 |
|
#endif |
832 |
+ |
|
833 |
+ |
#if EMUL_TIME_STATS |
834 |
+ |
emul_start_time = clock(); |
835 |
+ |
#endif |
836 |
+ |
} |
837 |
+ |
|
838 |
+ |
/* |
839 |
+ |
* Deinitialize emulation |
840 |
+ |
*/ |
841 |
+ |
|
842 |
+ |
void exit_emul_ppc(void) |
843 |
+ |
{ |
844 |
+ |
#if EMUL_TIME_STATS |
845 |
+ |
clock_t emul_end_time = clock(); |
846 |
+ |
|
847 |
+ |
printf("### Statistics for SheepShaver emulation parts\n"); |
848 |
+ |
const clock_t emul_time = emul_end_time - emul_start_time; |
849 |
+ |
printf("Total emulation time : %.1f sec\n", double(emul_time) / double(CLOCKS_PER_SEC)); |
850 |
+ |
printf("Total interrupt count: %d (%2.1f Hz)\n", interrupt_count, |
851 |
+ |
(double(interrupt_count) * CLOCKS_PER_SEC) / double(emul_time)); |
852 |
+ |
printf("Total ppc interrupt count: %d (%2.1f %%)\n", ppc_interrupt_count, |
853 |
+ |
(double(ppc_interrupt_count) * 100.0) / double(interrupt_count)); |
854 |
+ |
|
855 |
+ |
#define PRINT_STATS(LABEL, VAR_PREFIX) do { \ |
856 |
+ |
printf("Total " LABEL " count : %d\n", VAR_PREFIX##_count); \ |
857 |
+ |
printf("Total " LABEL " time : %.1f sec (%.1f%%)\n", \ |
858 |
+ |
double(VAR_PREFIX##_time) / double(CLOCKS_PER_SEC), \ |
859 |
+ |
100.0 * double(VAR_PREFIX##_time) / double(emul_time)); \ |
860 |
+ |
} while (0) |
861 |
+ |
|
862 |
+ |
PRINT_STATS("Execute68k[Trap] execution", exec68k); |
863 |
+ |
PRINT_STATS("NativeOp execution", native_exec); |
864 |
+ |
PRINT_STATS("MacOS routine execution", macos_exec); |
865 |
+ |
|
866 |
+ |
#undef PRINT_STATS |
867 |
+ |
printf("\n"); |
868 |
+ |
#endif |
869 |
+ |
|
870 |
+ |
delete ppc_cpu; |
871 |
+ |
} |
872 |
+ |
|
873 |
+ |
#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT |
874 |
+ |
// Initialize EmulOp trampolines |
875 |
+ |
void init_emul_op_trampolines(basic_dyngen & dg) |
876 |
+ |
{ |
877 |
+ |
typedef void (*func_t)(dyngen_cpu_base, uint32); |
878 |
+ |
func_t func; |
879 |
+ |
|
880 |
+ |
// EmulOp |
881 |
+ |
emul_op_trampoline = dg.gen_start(); |
882 |
+ |
func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr(); |
883 |
+ |
dg.gen_invoke_CPU_T0(func); |
884 |
+ |
dg.gen_exec_return(); |
885 |
+ |
dg.gen_end(); |
886 |
+ |
|
887 |
+ |
// NativeOp |
888 |
+ |
native_op_trampoline = dg.gen_start(); |
889 |
+ |
func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr(); |
890 |
+ |
dg.gen_invoke_CPU_T0(func); |
891 |
+ |
dg.gen_exec_return(); |
892 |
+ |
dg.gen_end(); |
893 |
+ |
|
894 |
+ |
D(bug("EmulOp trampoline: %p\n", emul_op_trampoline)); |
895 |
+ |
D(bug("NativeOp trampoline: %p\n", native_op_trampoline)); |
896 |
|
} |
897 |
+ |
#endif |
898 |
|
|
899 |
|
/* |
900 |
|
* Emulation loop |
902 |
|
|
903 |
|
void emul_ppc(uint32 entry) |
904 |
|
{ |
905 |
< |
current_cpu = main_cpu; |
906 |
< |
current_cpu->start_log(); |
907 |
< |
current_cpu->execute(entry); |
905 |
> |
#if 0 |
906 |
> |
ppc_cpu->start_log(); |
907 |
> |
#endif |
908 |
> |
// start emulation loop and enable code translation or caching |
909 |
> |
ppc_cpu->execute(entry); |
910 |
|
} |
911 |
|
|
912 |
|
/* |
913 |
|
* Handle PowerPC interrupt |
914 |
|
*/ |
915 |
|
|
596 |
– |
// Atomic operations |
597 |
– |
extern int atomic_add(int *var, int v); |
598 |
– |
extern int atomic_and(int *var, int v); |
599 |
– |
extern int atomic_or(int *var, int v); |
600 |
– |
|
601 |
– |
#if !ASYNC_IRQ |
916 |
|
void TriggerInterrupt(void) |
917 |
|
{ |
918 |
|
#if 0 |
919 |
|
WriteMacInt32(0x16a, ReadMacInt32(0x16a) + 1); |
920 |
|
#else |
921 |
< |
SPCFLAGS_SET( SPCFLAG_INT ); |
921 |
> |
// Trigger interrupt to main cpu only |
922 |
> |
if (ppc_cpu) |
923 |
> |
ppc_cpu->trigger_interrupt(); |
924 |
|
#endif |
925 |
|
} |
610 |
– |
#endif |
926 |
|
|
927 |
< |
void HandleInterrupt(void) |
927 |
> |
void HandleInterrupt(powerpc_registers *r) |
928 |
|
{ |
929 |
+ |
#ifdef USE_SDL_VIDEO |
930 |
+ |
// We must fill in the events queue in the same thread that did call SDL_SetVideoMode() |
931 |
+ |
SDL_PumpEvents(); |
932 |
+ |
#endif |
933 |
+ |
|
934 |
|
// Do nothing if interrupts are disabled |
935 |
|
if (int32(ReadMacInt32(XLM_IRQ_NEST)) > 0) |
936 |
|
return; |
937 |
|
|
938 |
< |
// Do nothing if there is no interrupt pending |
938 |
> |
// Do nothing if there is no pending interrupt |
939 |
|
if (InterruptFlags == 0) |
940 |
|
return; |
941 |
|
|
942 |
< |
// Disable MacOS stack sniffer |
943 |
< |
WriteMacInt32(0x110, 0); |
942 |
> |
// Current interrupt nest level |
943 |
> |
static int interrupt_depth = 0; |
944 |
> |
++interrupt_depth; |
945 |
> |
#if EMUL_TIME_STATS |
946 |
> |
interrupt_count++; |
947 |
> |
#endif |
948 |
|
|
949 |
|
// Interrupt action depends on current run mode |
950 |
|
switch (ReadMacInt32(XLM_RUN_MODE)) { |
951 |
|
case MODE_68K: |
952 |
|
// 68k emulator active, trigger 68k interrupt level 1 |
629 |
– |
assert(current_cpu == main_cpu); |
953 |
|
WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1); |
954 |
< |
main_cpu->set_cr(main_cpu->get_cr() | tswap32(kernel_data->v[0x674 >> 2])); |
954 |
> |
r->cr.set(r->cr.get() | tswap32(kernel_data->v[0x674 >> 2])); |
955 |
|
break; |
956 |
|
|
957 |
|
#if INTERRUPTS_IN_NATIVE_MODE |
958 |
|
case MODE_NATIVE: |
959 |
|
// 68k emulator inactive, in nanokernel? |
960 |
< |
assert(current_cpu == main_cpu); |
961 |
< |
if (main_cpu->gpr(1) != KernelDataAddr) { |
960 |
> |
if (r->gpr[1] != KernelDataAddr && interrupt_depth == 1) { |
961 |
> |
|
962 |
|
// Prepare for 68k interrupt level 1 |
963 |
|
WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1); |
964 |
|
WriteMacInt32(tswap32(kernel_data->v[0x658 >> 2]) + 0xdc, |
967 |
|
|
968 |
|
// Execute nanokernel interrupt routine (this will activate the 68k emulator) |
969 |
|
DisableInterrupt(); |
647 |
– |
cpu_push(interrupt_cpu); |
970 |
|
if (ROMType == ROMTYPE_NEWWORLD) |
971 |
< |
current_cpu->interrupt(ROM_BASE + 0x312b1c); |
971 |
> |
ppc_cpu->interrupt(ROM_BASE + 0x312b1c); |
972 |
|
else |
973 |
< |
current_cpu->interrupt(ROM_BASE + 0x312a3c); |
652 |
< |
cpu_pop(); |
973 |
> |
ppc_cpu->interrupt(ROM_BASE + 0x312a3c); |
974 |
|
} |
975 |
|
break; |
976 |
|
#endif |
979 |
|
case MODE_EMUL_OP: |
980 |
|
// 68k emulator active, within EMUL_OP routine, execute 68k interrupt routine directly when interrupt level is 0 |
981 |
|
if ((ReadMacInt32(XLM_68K_R25) & 7) == 0) { |
982 |
+ |
#if EMUL_TIME_STATS |
983 |
+ |
const clock_t interrupt_start = clock(); |
984 |
+ |
#endif |
985 |
|
#if 1 |
986 |
|
// Execute full 68k interrupt routine |
987 |
|
M68kRegisters r; |
988 |
|
uint32 old_r25 = ReadMacInt32(XLM_68K_R25); // Save interrupt level |
989 |
|
WriteMacInt32(XLM_68K_R25, 0x21); // Execute with interrupt level 1 |
990 |
< |
static const uint8 proc[] = { |
990 |
> |
static const uint8 proc_template[] = { |
991 |
|
0x3f, 0x3c, 0x00, 0x00, // move.w #$0000,-(sp) (fake format word) |
992 |
|
0x48, 0x7a, 0x00, 0x0a, // pea @1(pc) (return address) |
993 |
|
0x40, 0xe7, // move sr,-(sp) (saved SR) |
995 |
|
0x4e, 0xd0, // jmp (a0) |
996 |
|
M68K_RTS >> 8, M68K_RTS & 0xff // @1 |
997 |
|
}; |
998 |
< |
Execute68k((uint32)proc, &r); |
998 |
> |
BUILD_SHEEPSHAVER_PROCEDURE(proc); |
999 |
> |
Execute68k(proc, &r); |
1000 |
|
WriteMacInt32(XLM_68K_R25, old_r25); // Restore interrupt level |
1001 |
|
#else |
1002 |
|
// Only update cursor |
1004 |
|
if (InterruptFlags & INTFLAG_VIA) { |
1005 |
|
ClearInterruptFlag(INTFLAG_VIA); |
1006 |
|
ADBInterrupt(); |
1007 |
< |
ExecutePPC(VideoVBL); |
1007 |
> |
ExecuteNative(NATIVE_VIDEO_VBL); |
1008 |
|
} |
1009 |
|
} |
1010 |
|
#endif |
1011 |
+ |
#if EMUL_TIME_STATS |
1012 |
+ |
interrupt_time += (clock() - interrupt_start); |
1013 |
+ |
#endif |
1014 |
|
} |
1015 |
|
break; |
1016 |
|
#endif |
1017 |
|
} |
690 |
– |
} |
691 |
– |
|
692 |
– |
/* |
693 |
– |
* Execute NATIVE_OP opcode (called by PowerPC emulator) |
694 |
– |
*/ |
695 |
– |
|
696 |
– |
#define POWERPC_NATIVE_OP_INIT(LR, OP) \ |
697 |
– |
tswap32(POWERPC_EMUL_OP | ((LR) << 11) | (((uint32)OP) << 6) | 2) |
1018 |
|
|
1019 |
< |
// FIXME: Make sure 32-bit relocations are used |
1020 |
< |
const uint32 NativeOpTable[NATIVE_OP_MAX] = { |
1021 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_PATCH_NAME_REGISTRY), |
702 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_INSTALL_ACCEL), |
703 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_VBL), |
704 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_DO_DRIVER_IO), |
705 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_IRQ), |
706 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_INIT), |
707 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_TERM), |
708 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_OPEN), |
709 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_CLOSE), |
710 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_WPUT), |
711 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_RSRV), |
712 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_NOTHING), |
713 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_OPEN), |
714 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_PRIME_IN), |
715 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_PRIME_OUT), |
716 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_CONTROL), |
717 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_STATUS), |
718 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_CLOSE), |
719 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_RESOURCE), |
720 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_1_RESOURCE), |
721 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_IND_RESOURCE), |
722 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_1_IND_RESOURCE), |
723 |
< |
POWERPC_NATIVE_OP_INIT(1, NATIVE_R_GET_RESOURCE), |
724 |
< |
POWERPC_NATIVE_OP_INIT(0, NATIVE_DISABLE_INTERRUPT), |
725 |
< |
POWERPC_NATIVE_OP_INIT(0, NATIVE_ENABLE_INTERRUPT), |
726 |
< |
}; |
1019 |
> |
// We are done with this interrupt |
1020 |
> |
--interrupt_depth; |
1021 |
> |
} |
1022 |
|
|
1023 |
|
static void get_resource(void); |
1024 |
|
static void get_1_resource(void); |
1026 |
|
static void get_1_ind_resource(void); |
1027 |
|
static void r_get_resource(void); |
1028 |
|
|
1029 |
< |
#define GPR(REG) current_cpu->gpr(REG) |
1030 |
< |
|
736 |
< |
static void NativeOp(int selector) |
1029 |
> |
// Execute NATIVE_OP routine |
1030 |
> |
void sheepshaver_cpu::execute_native_op(uint32 selector) |
1031 |
|
{ |
1032 |
+ |
#if EMUL_TIME_STATS |
1033 |
+ |
native_exec_count++; |
1034 |
+ |
const clock_t native_exec_start = clock(); |
1035 |
+ |
#endif |
1036 |
+ |
|
1037 |
|
switch (selector) { |
1038 |
|
case NATIVE_PATCH_NAME_REGISTRY: |
1039 |
|
DoPatchNameRegistry(); |
1045 |
|
VideoVBL(); |
1046 |
|
break; |
1047 |
|
case NATIVE_VIDEO_DO_DRIVER_IO: |
1048 |
< |
GPR(3) = (int32)(int16)VideoDoDriverIO((void *)GPR(3), (void *)GPR(4), |
750 |
< |
(void *)GPR(5), GPR(6), GPR(7)); |
1048 |
> |
gpr(3) = (int32)(int16)VideoDoDriverIO(gpr(3), gpr(4), gpr(5), gpr(6), gpr(7)); |
1049 |
|
break; |
1050 |
< |
case NATIVE_GET_RESOURCE: |
1051 |
< |
get_resource(); |
1050 |
> |
case NATIVE_ETHER_IRQ: |
1051 |
> |
EtherIRQ(); |
1052 |
|
break; |
1053 |
< |
case NATIVE_GET_1_RESOURCE: |
1054 |
< |
get_1_resource(); |
1053 |
> |
case NATIVE_ETHER_INIT: |
1054 |
> |
gpr(3) = InitStreamModule((void *)gpr(3)); |
1055 |
|
break; |
1056 |
< |
case NATIVE_GET_IND_RESOURCE: |
1057 |
< |
get_ind_resource(); |
1056 |
> |
case NATIVE_ETHER_TERM: |
1057 |
> |
TerminateStreamModule(); |
1058 |
|
break; |
1059 |
< |
case NATIVE_GET_1_IND_RESOURCE: |
1060 |
< |
get_1_ind_resource(); |
1059 |
> |
case NATIVE_ETHER_OPEN: |
1060 |
> |
gpr(3) = ether_open((queue_t *)gpr(3), (void *)gpr(4), gpr(5), gpr(6), (void*)gpr(7)); |
1061 |
> |
break; |
1062 |
> |
case NATIVE_ETHER_CLOSE: |
1063 |
> |
gpr(3) = ether_close((queue_t *)gpr(3), gpr(4), (void *)gpr(5)); |
1064 |
> |
break; |
1065 |
> |
case NATIVE_ETHER_WPUT: |
1066 |
> |
gpr(3) = ether_wput((queue_t *)gpr(3), (mblk_t *)gpr(4)); |
1067 |
|
break; |
1068 |
< |
case NATIVE_R_GET_RESOURCE: |
1069 |
< |
r_get_resource(); |
1068 |
> |
case NATIVE_ETHER_RSRV: |
1069 |
> |
gpr(3) = ether_rsrv((queue_t *)gpr(3)); |
1070 |
> |
break; |
1071 |
> |
case NATIVE_SYNC_HOOK: |
1072 |
> |
gpr(3) = NQD_sync_hook(gpr(3)); |
1073 |
> |
break; |
1074 |
> |
case NATIVE_BITBLT_HOOK: |
1075 |
> |
gpr(3) = NQD_bitblt_hook(gpr(3)); |
1076 |
> |
break; |
1077 |
> |
case NATIVE_BITBLT: |
1078 |
> |
NQD_bitblt(gpr(3)); |
1079 |
> |
break; |
1080 |
> |
case NATIVE_FILLRECT_HOOK: |
1081 |
> |
gpr(3) = NQD_fillrect_hook(gpr(3)); |
1082 |
> |
break; |
1083 |
> |
case NATIVE_INVRECT: |
1084 |
> |
NQD_invrect(gpr(3)); |
1085 |
> |
break; |
1086 |
> |
case NATIVE_FILLRECT: |
1087 |
> |
NQD_fillrect(gpr(3)); |
1088 |
|
break; |
1089 |
|
case NATIVE_SERIAL_NOTHING: |
1090 |
|
case NATIVE_SERIAL_OPEN: |
1103 |
|
SerialStatus, |
1104 |
|
SerialClose |
1105 |
|
}; |
1106 |
< |
GPR(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](GPR(3), GPR(4)); |
1106 |
> |
gpr(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](gpr(3), gpr(4)); |
1107 |
> |
break; |
1108 |
> |
} |
1109 |
> |
case NATIVE_GET_RESOURCE: |
1110 |
> |
case NATIVE_GET_1_RESOURCE: |
1111 |
> |
case NATIVE_GET_IND_RESOURCE: |
1112 |
> |
case NATIVE_GET_1_IND_RESOURCE: |
1113 |
> |
case NATIVE_R_GET_RESOURCE: { |
1114 |
> |
typedef void (*GetResourceCallback)(void); |
1115 |
> |
static const GetResourceCallback get_resource_callbacks[] = { |
1116 |
> |
::get_resource, |
1117 |
> |
::get_1_resource, |
1118 |
> |
::get_ind_resource, |
1119 |
> |
::get_1_ind_resource, |
1120 |
> |
::r_get_resource |
1121 |
> |
}; |
1122 |
> |
get_resource_callbacks[selector - NATIVE_GET_RESOURCE](); |
1123 |
|
break; |
1124 |
|
} |
1125 |
< |
case NATIVE_DISABLE_INTERRUPT: |
1126 |
< |
DisableInterrupt(); |
1125 |
> |
case NATIVE_MAKE_EXECUTABLE: |
1126 |
> |
MakeExecutable(0, gpr(4), gpr(5)); |
1127 |
|
break; |
1128 |
< |
case NATIVE_ENABLE_INTERRUPT: |
1129 |
< |
EnableInterrupt(); |
1128 |
> |
case NATIVE_CHECK_LOAD_INVOC: |
1129 |
> |
check_load_invoc(gpr(3), gpr(4), gpr(5)); |
1130 |
|
break; |
1131 |
|
default: |
1132 |
|
printf("FATAL: NATIVE_OP called with bogus selector %d\n", selector); |
1133 |
|
QuitEmulator(); |
1134 |
|
break; |
1135 |
|
} |
798 |
– |
} |
1136 |
|
|
1137 |
< |
/* |
1138 |
< |
* Execute native subroutine (LR must contain return address) |
1139 |
< |
*/ |
803 |
< |
|
804 |
< |
void ExecuteNative(int selector) |
805 |
< |
{ |
806 |
< |
uint32 tvect[2]; |
807 |
< |
tvect[0] = tswap32(POWERPC_NATIVE_OP_FUNC(selector)); |
808 |
< |
tvect[1] = 0; // Fake TVECT |
809 |
< |
RoutineDescriptor desc = BUILD_PPC_ROUTINE_DESCRIPTOR(0, tvect); |
810 |
< |
M68kRegisters r; |
811 |
< |
Execute68k((uint32)&desc, &r); |
1137 |
> |
#if EMUL_TIME_STATS |
1138 |
> |
native_exec_time += (clock() - native_exec_start); |
1139 |
> |
#endif |
1140 |
|
} |
1141 |
|
|
1142 |
|
/* |
1147 |
|
|
1148 |
|
void Execute68k(uint32 pc, M68kRegisters *r) |
1149 |
|
{ |
1150 |
< |
current_cpu->execute_68k(pc, r); |
1150 |
> |
ppc_cpu->execute_68k(pc, r); |
1151 |
|
} |
1152 |
|
|
1153 |
|
/* |
1157 |
|
|
1158 |
|
void Execute68kTrap(uint16 trap, M68kRegisters *r) |
1159 |
|
{ |
1160 |
< |
uint16 proc[2]; |
1161 |
< |
proc[0] = htons(trap); |
1162 |
< |
proc[1] = htons(M68K_RTS); |
1163 |
< |
Execute68k((uint32)proc, r); |
1160 |
> |
SheepVar proc_var(4); |
1161 |
> |
uint32 proc = proc_var.addr(); |
1162 |
> |
WriteMacInt16(proc, trap); |
1163 |
> |
WriteMacInt16(proc + 2, M68K_RTS); |
1164 |
> |
Execute68k(proc, r); |
1165 |
|
} |
1166 |
|
|
1167 |
|
/* |
1170 |
|
|
1171 |
|
uint32 call_macos(uint32 tvect) |
1172 |
|
{ |
1173 |
< |
return current_cpu->execute_macos_code(tvect, 0, NULL); |
1173 |
> |
return ppc_cpu->execute_macos_code(tvect, 0, NULL); |
1174 |
|
} |
1175 |
|
|
1176 |
|
uint32 call_macos1(uint32 tvect, uint32 arg1) |
1177 |
|
{ |
1178 |
|
const uint32 args[] = { arg1 }; |
1179 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1179 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1180 |
|
} |
1181 |
|
|
1182 |
|
uint32 call_macos2(uint32 tvect, uint32 arg1, uint32 arg2) |
1183 |
|
{ |
1184 |
|
const uint32 args[] = { arg1, arg2 }; |
1185 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1185 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1186 |
|
} |
1187 |
|
|
1188 |
|
uint32 call_macos3(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3) |
1189 |
|
{ |
1190 |
|
const uint32 args[] = { arg1, arg2, arg3 }; |
1191 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1191 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1192 |
|
} |
1193 |
|
|
1194 |
|
uint32 call_macos4(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4) |
1195 |
|
{ |
1196 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4 }; |
1197 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1197 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1198 |
|
} |
1199 |
|
|
1200 |
|
uint32 call_macos5(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5) |
1201 |
|
{ |
1202 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5 }; |
1203 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1203 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1204 |
|
} |
1205 |
|
|
1206 |
|
uint32 call_macos6(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6) |
1207 |
|
{ |
1208 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6 }; |
1209 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1209 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1210 |
|
} |
1211 |
|
|
1212 |
|
uint32 call_macos7(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6, uint32 arg7) |
1213 |
|
{ |
1214 |
|
const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6, arg7 }; |
1215 |
< |
return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
887 |
< |
} |
888 |
< |
|
889 |
< |
/* |
890 |
< |
* Atomic operations |
891 |
< |
*/ |
892 |
< |
|
893 |
< |
int atomic_add(int *var, int v) |
894 |
< |
{ |
895 |
< |
int ret = *var; |
896 |
< |
*var += v; |
897 |
< |
return ret; |
898 |
< |
} |
899 |
< |
|
900 |
< |
int atomic_and(int *var, int v) |
901 |
< |
{ |
902 |
< |
int ret = *var; |
903 |
< |
*var &= v; |
904 |
< |
return ret; |
905 |
< |
} |
906 |
< |
|
907 |
< |
int atomic_or(int *var, int v) |
908 |
< |
{ |
909 |
< |
int ret = *var; |
910 |
< |
*var |= v; |
911 |
< |
return ret; |
1215 |
> |
return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args); |
1216 |
|
} |
1217 |
|
|
1218 |
|
/* |
1221 |
|
|
1222 |
|
void get_resource(void) |
1223 |
|
{ |
1224 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_RESOURCE)); |
1224 |
> |
ppc_cpu->get_resource(ReadMacInt32(XLM_GET_RESOURCE)); |
1225 |
|
} |
1226 |
|
|
1227 |
|
void get_1_resource(void) |
1228 |
|
{ |
1229 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_1_RESOURCE)); |
1229 |
> |
ppc_cpu->get_resource(ReadMacInt32(XLM_GET_1_RESOURCE)); |
1230 |
|
} |
1231 |
|
|
1232 |
|
void get_ind_resource(void) |
1233 |
|
{ |
1234 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE)); |
1234 |
> |
ppc_cpu->get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE)); |
1235 |
|
} |
1236 |
|
|
1237 |
|
void get_1_ind_resource(void) |
1238 |
|
{ |
1239 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE)); |
1239 |
> |
ppc_cpu->get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE)); |
1240 |
|
} |
1241 |
|
|
1242 |
|
void r_get_resource(void) |
1243 |
|
{ |
1244 |
< |
current_cpu->get_resource(ReadMacInt32(XLM_R_GET_RESOURCE)); |
1244 |
> |
ppc_cpu->get_resource(ReadMacInt32(XLM_R_GET_RESOURCE)); |
1245 |
|
} |