ViewVC Help

View File | Revision Log | Show Annotations | Revision Graph | Root Listing

root/cebix/SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp

Comparing SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp (file contents):
Revision 1.2 by gbeauche, 2003-09-28T21:27:34Z vs.
Revision 1.30 by gbeauche, 2004-02-24T11:12:54Z

#	Line 1 | Line 1
1		/*
2		*  sheepshaver_glue.cpp - Glue Kheperix CPU to SheepShaver CPU engine interface
3		*
4	<	*  SheepShaver (C) 1997-2002 Christian Bauer and Marc Hellwig
4	>	*  SheepShaver (C) 1997-2004 Christian Bauer and Marc Hellwig
5		*
6		*  This program is free software; you can redistribute it and/or modify
7		*  it under the terms of the GNU General Public License as published by
#	Line 21 | Line 21
21		#include "sysdeps.h"
22		#include "cpu_emulation.h"
23		#include "main.h"
24	+	#include "prefs.h"
25		#include "xlowmem.h"
26		#include "emul_op.h"
27		#include "rom_patches.h"
28		#include "macos_util.h"
29		#include "block-alloc.hpp"
30		#include "sigsegv.h"
30	–	#include "spcflags.h"
31		#include "cpu/ppc/ppc-cpu.hpp"
32		#include "cpu/ppc/ppc-operations.hpp"
33	+	#include "cpu/ppc/ppc-instructions.hpp"
34	+	#include "thunks.h"
35
36		// Used for NativeOp trampolines
37		#include "video.h"
38		#include "name_registry.h"
39		#include "serial.h"
40	+	#include "ether.h"
41
42		#include <stdio.h>
43
#	Line 43 | Line 46
46		#include "mon_disass.h"
47		#endif
48
49	<	#define DEBUG 1
49	>	#define DEBUG 0
50		#include "debug.h"
51
52	+	// Emulation time statistics
53	+	#define EMUL_TIME_STATS 1
54	+
55	+	#if EMUL_TIME_STATS
56	+	static clock_t emul_start_time;
57	+	static uint32 interrupt_count = 0;
58	+	static clock_t interrupt_time = 0;
59	+	static uint32 exec68k_count = 0;
60	+	static clock_t exec68k_time = 0;
61	+	static uint32 native_exec_count = 0;
62	+	static clock_t native_exec_time = 0;
63	+	static uint32 macos_exec_count = 0;
64	+	static clock_t macos_exec_time = 0;
65	+	#endif
66	+
67		static void enter_mon(void)
68		{
69		// Start up mon in real-mode
#	Line 55 | Line 73 | static void enter_mon(void)
73		#endif
74		}
75
76	+	// From main_*.cpp
77	+	extern uintptr SignalStackBase();
78	+
79	+	// From rsrc_patches.cpp
80	+	extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h);
81	+
82	+	// PowerPC EmulOp to exit from emulation looop
83	+	const uint32 POWERPC_EXEC_RETURN = POWERPC_EMUL_OP | 1;
84	+
85		// Enable multicore (main/interrupts) cpu emulation?
86	<	#define MULTICORE_CPU 0
86	>	#define MULTICORE_CPU (ASYNC_IRQ ? 1 : 0)
87
88		// Enable Execute68k() safety checks?
89		#define SAFE_EXEC_68K 1
#	Line 70 | Line 97 | static void enter_mon(void)
97		// Interrupts in native mode?
98		#define INTERRUPTS_IN_NATIVE_MODE 1
99
100	<	// 68k Emulator Data
101	<	struct EmulatorData {
75	<	uint32  v[0x400];
76	<	};
100	>	// Pointer to Kernel Data
101	>	static KernelData * const kernel_data = (KernelData *)KERNEL_DATA_BASE;
102
103	<	// Kernel Data
104	<	struct KernelData {
80	<	uint32  v[0x400];
81	<	EmulatorData ed;
82	<	};
103	>	// SIGSEGV handler
104	>	static sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
105
106	<	// Pointer to Kernel Data
107	<	static KernelData * const kernel_data = (KernelData *)0x68ffe000;
106	>	// JIT Compiler enabled?
107	>	static inline bool enable_jit_p()
108	>	{
109	>	return PrefsFindBool("jit");
110	>	}
111
112
113		/**
114		*              PowerPC emulator glue with special 'sheep' opcodes
115		**/
116
117	<	struct sheepshaver_exec_return { };
117	>	enum {
118	>	PPC_I(SHEEP) = PPC_I(MAX),
119	>	PPC_I(SHEEP_MAX)
120	>	};
121
122		class sheepshaver_cpu
123		: public powerpc_cpu
#	Line 99 | Line 127 | class sheepshaver_cpu
127
128		public:
129
130	<	sheepshaver_cpu()
131	<	: powerpc_cpu()
104	<	{ init_decoder(); }
130	>	// Constructor
131	>	sheepshaver_cpu();
132
133	<	// Condition Register accessors
133	>	// CR & XER accessors
134		uint32 get_cr() const           { return cr().get(); }
135		void set_cr(uint32 v)           { cr().set(v); }
136	+	uint32 get_xer() const          { return xer().get(); }
137	+	void set_xer(uint32 v)          { xer().set(v); }
138
139	<	// Execution loop
140	<	void execute(uint32 pc);
139	>	// Execute EMUL_OP routine
140	>	void execute_emul_op(uint32 emul_op);
141
142		// Execute 68k routine
143		void execute_68k(uint32 entry, M68kRegisters *r);
#	Line 119 | Line 148 | public:
148		// Execute MacOS/PPC code
149		uint32 execute_macos_code(uint32 tvect, int nargs, uint32 const *args);
150
151	+	// Compile one instruction
152	+	virtual bool compile1(codegen_context_t & cg_context);
153	+
154		// Resource manager thunk
155		void get_resource(uint32 old_get_resource);
156
157		// Handle MacOS interrupt
158	<	void interrupt(uint32 entry, sheepshaver_cpu *cpu);
158	>	void interrupt(uint32 entry);
159	>	void handle_interrupt();
160
161	<	// spcflags for interrupts handling
162	<	static uint32 spcflags;
130	<
131	<	// Lazy memory allocator (one item at a time)
132	<	void *operator new(size_t size)
133	<	{ return allocator_helper< sheepshaver_cpu, lazy_allocator >::allocate(); }
134	<	void operator delete(void *p)
135	<	{ allocator_helper< sheepshaver_cpu, lazy_allocator >::deallocate(p); }
136	<	// FIXME: really make surre array allocation fail at link time?
137	<	void *operator new[](size_t);
138	<	void operator delete[](void *p);
161	>	// Make sure the SIGSEGV handler can access CPU registers
162	>	friend sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
163		};
164
165	<	uint32 sheepshaver_cpu::spcflags = 0;
166	<	lazy_allocator< sheepshaver_cpu > allocator_helper< sheepshaver_cpu, lazy_allocator >::allocator;
165	>	// Memory allocator returning areas aligned on 16-byte boundaries
166	>	void *operator new(size_t size)
167	>	{
168	>	void *p;
169
170	<	void sheepshaver_cpu::init_decoder()
170	>	/* XXX: try different approaches */
171	>	if (posix_memalign(&p, 16, size) != 0)
172	>	throw std::bad_alloc();
173	>
174	>	return p;
175	>	}
176	>
177	>	void operator delete(void *p)
178		{
179	<	#ifndef PPC_NO_STATIC_II_INDEX_TABLE
180	<	static bool initialized = false;
181	<	if (initialized)
182	<	return;
183	<	initialized = true;
184	<	#endif
179	>	free(p);
180	>	}
181	>
182	>	sheepshaver_cpu::sheepshaver_cpu()
183	>	: powerpc_cpu(enable_jit_p())
184	>	{
185	>	init_decoder();
186	>	}
187
188	+	void sheepshaver_cpu::init_decoder()
189	+	{
190		static const instr_info_t sheep_ii_table[] = {
191		{ "sheep",
192	<	(execute_fn)&sheepshaver_cpu::execute_sheep,
192	>	(execute_pmf)&sheepshaver_cpu::execute_sheep,
193		NULL,
194	<	D_form, 6, 0, CFLOW_TRAP
194	>	PPC_I(SHEEP),
195	>	D_form, 6, 0, CFLOW_JUMP | CFLOW_TRAP
196		}
197		};
198
#	Line 181 | Line 219 | typedef bit_field< 20, 20 > FN_field;
219		typedef bit_field< 21, 25 > NATIVE_OP_field;
220		typedef bit_field< 26, 31 > EMUL_OP_field;
221
222	+	// Execute EMUL_OP routine
223	+	void sheepshaver_cpu::execute_emul_op(uint32 emul_op)
224	+	{
225	+	M68kRegisters r68;
226	+	WriteMacInt32(XLM_68K_R25, gpr(25));
227	+	WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP);
228	+	for (int i = 0; i < 8; i++)
229	+	r68.d[i] = gpr(8 + i);
230	+	for (int i = 0; i < 7; i++)
231	+	r68.a[i] = gpr(16 + i);
232	+	r68.a[7] = gpr(1);
233	+	uint32 saved_cr = get_cr() & CR_field<2>::mask();
234	+	uint32 saved_xer = get_xer();
235	+	EmulOp(&r68, gpr(24), emul_op);
236	+	set_cr(saved_cr);
237	+	set_xer(saved_xer);
238	+	for (int i = 0; i < 8; i++)
239	+	gpr(8 + i) = r68.d[i];
240	+	for (int i = 0; i < 7; i++)
241	+	gpr(16 + i) = r68.a[i];
242	+	gpr(1) = r68.a[7];
243	+	WriteMacInt32(XLM_RUN_MODE, MODE_68K);
244	+	}
245	+
246		// Execute SheepShaver instruction
247		void sheepshaver_cpu::execute_sheep(uint32 opcode)
248		{
#	Line 191 | Line 253 | void sheepshaver_cpu::execute_sheep(uint
253		case 0:         // EMUL_RETURN
254		QuitEmulator();
255		break;
256	<
256	>
257		case 1:         // EXEC_RETURN
258	<	throw sheepshaver_exec_return();
258	>	spcflags().set(SPCFLAG_CPU_EXEC_RETURN);
259		break;
260
261		case 2:         // EXEC_NATIVE
#	Line 204 | Line 266 | void sheepshaver_cpu::execute_sheep(uint
266		pc() += 4;
267		break;
268
269	<	default: {      // EMUL_OP
270	<	M68kRegisters r68;
209	<	WriteMacInt32(XLM_68K_R25, gpr(25));
210	<	WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP);
211	<	for (int i = 0; i < 8; i++)
212	<	r68.d[i] = gpr(8 + i);
213	<	for (int i = 0; i < 7; i++)
214	<	r68.a[i] = gpr(16 + i);
215	<	r68.a[7] = gpr(1);
216	<	EmulOp(&r68, gpr(24), EMUL_OP_field::extract(opcode) - 3);
217	<	for (int i = 0; i < 8; i++)
218	<	gpr(8 + i) = r68.d[i];
219	<	for (int i = 0; i < 7; i++)
220	<	gpr(16 + i) = r68.a[i];
221	<	gpr(1) = r68.a[7];
222	<	WriteMacInt32(XLM_RUN_MODE, MODE_68K);
269	>	default:        // EMUL_OP
270	>	execute_emul_op(EMUL_OP_field::extract(opcode) - 3);
271		pc() += 4;
272		break;
273		}
226	–	}
274		}
275
276	<	// Checks for pending interrupts
277	<	struct execute_nothing {
278	<	static inline void execute(powerpc_cpu *) { }
279	<	};
276	>	// Compile one instruction
277	>	bool sheepshaver_cpu::compile1(codegen_context_t & cg_context)
278	>	{
279	>	#if PPC_ENABLE_JIT
280	>	const instr_info_t *ii = cg_context.instr_info;
281	>	if (ii->mnemo != PPC_I(SHEEP))
282	>	return false;
283	>
284	>	bool compiled = false;
285	>	powerpc_dyngen & dg = cg_context.codegen;
286	>	uint32 opcode = cg_context.opcode;
287
288	<	static void HandleInterrupt(void);
288	>	switch (opcode & 0x3f) {
289	>	case 0:         // EMUL_RETURN
290	>	dg.gen_invoke(QuitEmulator);
291	>	compiled = true;
292	>	break;
293
294	<	struct execute_spcflags_check {
295	<	static inline void execute(powerpc_cpu *cpu) {
296	<	if (SPCFLAGS_TEST(SPCFLAG_ALL_BUT_EXEC_RETURN)) {
297	<	if (SPCFLAGS_TEST( SPCFLAG_ENTER_MON )) {
298	<	SPCFLAGS_CLEAR( SPCFLAG_ENTER_MON );
299	<	enter_mon();
300	<	}
301	<	if (SPCFLAGS_TEST( SPCFLAG_DOINT )) {
302	<	SPCFLAGS_CLEAR( SPCFLAG_DOINT );
303	<	HandleInterrupt();
304	<	}
305	<	if (SPCFLAGS_TEST( SPCFLAG_INT )) {
306	<	SPCFLAGS_CLEAR( SPCFLAG_INT );
307	<	SPCFLAGS_SET( SPCFLAG_DOINT );
294	>	case 1:         // EXEC_RETURN
295	>	dg.gen_spcflags_set(SPCFLAG_CPU_EXEC_RETURN);
296	>	compiled = true;
297	>	break;
298	>
299	>	case 2: {       // EXEC_NATIVE
300	>	uint32 selector = NATIVE_OP_field::extract(opcode);
301	>	switch (selector) {
302	>	case NATIVE_PATCH_NAME_REGISTRY:
303	>	dg.gen_invoke(DoPatchNameRegistry);
304	>	compiled = true;
305	>	break;
306	>	case NATIVE_VIDEO_INSTALL_ACCEL:
307	>	dg.gen_invoke(VideoInstallAccel);
308	>	compiled = true;
309	>	break;
310	>	case NATIVE_VIDEO_VBL:
311	>	dg.gen_invoke(VideoVBL);
312	>	compiled = true;
313	>	break;
314	>	case NATIVE_GET_RESOURCE:
315	>	case NATIVE_GET_1_RESOURCE:
316	>	case NATIVE_GET_IND_RESOURCE:
317	>	case NATIVE_GET_1_IND_RESOURCE:
318	>	case NATIVE_R_GET_RESOURCE: {
319	>	static const uint32 get_resource_ptr[] = {
320	>	XLM_GET_RESOURCE,
321	>	XLM_GET_1_RESOURCE,
322	>	XLM_GET_IND_RESOURCE,
323	>	XLM_GET_1_IND_RESOURCE,
324	>	XLM_R_GET_RESOURCE
325	>	};
326	>	uint32 old_get_resource = ReadMacInt32(get_resource_ptr[selector - NATIVE_GET_RESOURCE]);
327	>	typedef void (*func_t)(dyngen_cpu_base, uint32);
328	>	func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::get_resource).ptr();
329	>	dg.gen_invoke_CPU_im(func, old_get_resource);
330	>	compiled = true;
331	>	break;
332	>	}
333	>	case NATIVE_DISABLE_INTERRUPT:
334	>	dg.gen_invoke(DisableInterrupt);
335	>	compiled = true;
336	>	break;
337	>	case NATIVE_ENABLE_INTERRUPT:
338	>	dg.gen_invoke(EnableInterrupt);
339	>	compiled = true;
340	>	break;
341	>	case NATIVE_CHECK_LOAD_INVOC:
342	>	dg.gen_load_T0_GPR(3);
343	>	dg.gen_load_T1_GPR(4);
344	>	dg.gen_se_16_32_T1();
345	>	dg.gen_load_T2_GPR(5);
346	>	dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))check_load_invoc);
347	>	compiled = true;
348	>	break;
349	>	}
350	>	if (FN_field::test(opcode)) {
351	>	if (compiled) {
352	>	dg.gen_load_A0_LR();
353	>	dg.gen_set_PC_A0();
354		}
355	+	cg_context.done_compile = true;
356		}
357	+	else
358	+	cg_context.done_compile = false;
359	+	break;
360		}
253	–	};
361
362	<	// Execution loop
363	<	void sheepshaver_cpu::execute(uint32 entry)
364	<	{
365	<	try {
366	<	pc() = entry;
367	<	powerpc_cpu::do_execute<execute_nothing, execute_spcflags_check>();
368	<	}
262	<	catch (sheepshaver_exec_return const &) {
263	<	// Nothing, simply return
362	>	default: {      // EMUL_OP
363	>	typedef void (*func_t)(dyngen_cpu_base, uint32);
364	>	func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr();
365	>	dg.gen_invoke_CPU_im(func, EMUL_OP_field::extract(opcode) - 3);
366	>	cg_context.done_compile = false;
367	>	compiled = true;
368	>	break;
369		}
265	–	catch (...) {
266	–	printf("ERROR: execute() received an unknown exception!\n");
267	–	QuitEmulator();
370		}
371	+	return compiled;
372	+	#endif
373	+	return false;
374		}
375
376		// Handle MacOS interrupt
377	<	void sheepshaver_cpu::interrupt(uint32 entry, sheepshaver_cpu *cpu)
377	>	void sheepshaver_cpu::interrupt(uint32 entry)
378		{
379	<	#if MULTICORE_CPU
380	<	// Initialize stack pointer from previous CPU running
381	<	gpr(1) = cpu->gpr(1);
382	<	#else
379	>	#if EMUL_TIME_STATS
380	>	interrupt_count++;
381	>	const clock_t interrupt_start = clock();
382	>	#endif
383	>
384	>	#if !MULTICORE_CPU
385		// Save program counters and branch registers
386		uint32 saved_pc = pc();
387		uint32 saved_lr = lr();
388		uint32 saved_ctr= ctr();
389	+	uint32 saved_sp = gpr(1);
390		#endif
391
392	<	// Create stack frame
393	<	gpr(1) -= 64;
392	>	// Initialize stack pointer to SheepShaver alternate stack base
393	>	gpr(1) = SignalStackBase() - 64;
394
395		// Build trampoline to return from interrupt
396	<	uint32 trampoline[] = { POWERPC_EMUL_OP | 1 };
396	>	SheepVar32 trampoline = POWERPC_EXEC_RETURN;
397
398		// Prepare registers for nanokernel interrupt routine
399	<	kernel_data->v[0x004 >> 2] = gpr(1);
400	<	kernel_data->v[0x018 >> 2] = gpr(6);
399	>	kernel_data->v[0x004 >> 2] = htonl(gpr(1));
400	>	kernel_data->v[0x018 >> 2] = htonl(gpr(6));
401
402	<	gpr(6) = kernel_data->v[0x65c >> 2];
402	>	gpr(6) = ntohl(kernel_data->v[0x65c >> 2]);
403		assert(gpr(6) != 0);
404		WriteMacInt32(gpr(6) + 0x13c, gpr(7));
405		WriteMacInt32(gpr(6) + 0x144, gpr(8));
#	Line 302 | Line 410 | void sheepshaver_cpu::interrupt(uint32 e
410		WriteMacInt32(gpr(6) + 0x16c, gpr(13));
411
412		gpr(1)  = KernelDataAddr;
413	<	gpr(7)  = kernel_data->v[0x660 >> 2];
413	>	gpr(7)  = ntohl(kernel_data->v[0x660 >> 2]);
414		gpr(8)  = 0;
415	<	gpr(10) = (uint32)trampoline;
416	<	gpr(12) = (uint32)trampoline;
417	<	gpr(13) = cr().get();
415	>	gpr(10) = trampoline.addr();
416	>	gpr(12) = trampoline.addr();
417	>	gpr(13) = get_cr();
418
419		// rlwimi. r7,r7,8,0,0
420		uint32 result = op_ppc_rlwimi::apply(gpr(7), 8, 0x80000000, gpr(7));
#	Line 314 | Line 422 | void sheepshaver_cpu::interrupt(uint32 e
422		gpr(7) = result;
423
424		gpr(11) = 0xf072; // MSR (SRR1)
425	<	cr().set((gpr(11) & 0x0fff0000) | (cr().get() & ~0x0fff0000));
425	>	cr().set((gpr(11) & 0x0fff0000) | (get_cr() & ~0x0fff0000));
426
427		// Enter nanokernel
428		execute(entry);
429
322	–	// Cleanup stack
323	–	gpr(1) += 64;
324	–
430		#if !MULTICORE_CPU
431		// Restore program counters and branch registers
432		pc() = saved_pc;
433		lr() = saved_lr;
434		ctr()= saved_ctr;
435	+	gpr(1) = saved_sp;
436	+	#endif
437	+
438	+	#if EMUL_TIME_STATS
439	+	interrupt_time += (clock() - interrupt_start);
440		#endif
441		}
442
443		// Execute 68k routine
444		void sheepshaver_cpu::execute_68k(uint32 entry, M68kRegisters *r)
445		{
446	+	#if EMUL_TIME_STATS
447	+	exec68k_count++;
448	+	const clock_t exec68k_start = clock();
449	+	#endif
450	+
451		#if SAFE_EXEC_68K
452		if (ReadMacInt32(XLM_RUN_MODE) != MODE_EMUL_OP)
453		printf("FATAL: Execute68k() not called from EMUL_OP mode\n");
#	Line 342 | Line 457 | void sheepshaver_cpu::execute_68k(uint32
457		uint32 saved_pc = pc();
458		uint32 saved_lr = lr();
459		uint32 saved_ctr= ctr();
460	+	uint32 saved_cr = get_cr();
461
462		// Create MacOS stack frame
463	+	// FIXME: make sure MacOS doesn't expect PPC registers to live on top
464		uint32 sp = gpr(1);
465	<	gpr(1) -= 56 + 19*4 + 18*8;
465	>	gpr(1) -= 56;
466		WriteMacInt32(gpr(1), sp);
467
468		// Save PowerPC registers
469	<	memcpy(Mac2HostAddr(gpr(1)+56), &gpr(13), sizeof(uint32)*(32-13));
469	>	uint32 saved_GPRs[19];
470	>	memcpy(&saved_GPRs[0], &gpr(13), sizeof(uint32)*(32-13));
471		#if SAVE_FP_EXEC_68K
472	<	memcpy(Mac2HostAddr(gpr(1)+56+19*4), &fpr(14), sizeof(double)*(32-14));
472	>	double saved_FPRs[18];
473	>	memcpy(&saved_FPRs[0], &fpr(14), sizeof(double)*(32-14));
474		#endif
475
476		// Setup registers for 68k emulator
#	Line 365 | Line 484 | void sheepshaver_cpu::execute_68k(uint32
484		gpr(25) = ReadMacInt32(XLM_68K_R25);            // MSB of SR
485		gpr(26) = 0;
486		gpr(28) = 0;                                                            // VBR
487	<	gpr(29) = kernel_data->ed.v[0x74 >> 2];         // Pointer to opcode table
488	<	gpr(30) = kernel_data->ed.v[0x78 >> 2];         // Address of emulator
487	>	gpr(29) = ntohl(kernel_data->ed.v[0x74 >> 2]);          // Pointer to opcode table
488	>	gpr(30) = ntohl(kernel_data->ed.v[0x78 >> 2]);          // Address of emulator
489		gpr(31) = KernelDataAddr + 0x1000;
490
491		// Push return address (points to EXEC_RETURN opcode) on stack
#	Line 398 | Line 517 | void sheepshaver_cpu::execute_68k(uint32
517		r->a[i] = gpr(16 + i);
518
519		// Restore PowerPC registers
520	<	memcpy(&gpr(13), Mac2HostAddr(gpr(1)+56), sizeof(uint32)*(32-13));
520	>	memcpy(&gpr(13), &saved_GPRs[0], sizeof(uint32)*(32-13));
521		#if SAVE_FP_EXEC_68K
522	<	memcpy(&fpr(14), Mac2HostAddr(gpr(1)+56+19*4), sizeof(double)*(32-14));
522	>	memcpy(&fpr(14), &saved_FPRs[0], sizeof(double)*(32-14));
523		#endif
524
525		// Cleanup stack
526	<	gpr(1) += 56 + 19*4 + 18*8;
526	>	gpr(1) += 56;
527
528		// Restore program counters and branch registers
529		pc() = saved_pc;
530		lr() = saved_lr;
531		ctr()= saved_ctr;
532	+	set_cr(saved_cr);
533	+
534	+	#if EMUL_TIME_STATS
535	+	exec68k_time += (clock() - exec68k_start);
536	+	#endif
537		}
538
539		// Call MacOS PPC code
540		uint32 sheepshaver_cpu::execute_macos_code(uint32 tvect, int nargs, uint32 const *args)
541		{
542	+	#if EMUL_TIME_STATS
543	+	macos_exec_count++;
544	+	const clock_t macos_exec_start = clock();
545	+	#endif
546	+
547		// Save program counters and branch registers
548		uint32 saved_pc = pc();
549		uint32 saved_lr = lr();
550		uint32 saved_ctr= ctr();
551
552		// Build trampoline with EXEC_RETURN
553	<	uint32 trampoline[] = { POWERPC_EMUL_OP | 1 };
554	<	lr() = (uint32)trampoline;
553	>	SheepVar32 trampoline = POWERPC_EXEC_RETURN;
554	>	lr() = trampoline.addr();
555
556		gpr(1) -= 64;                                                           // Create stack frame
557		uint32 proc = ReadMacInt32(tvect);                      // Get routine address
#	Line 453 | Line 582 | uint32 sheepshaver_cpu::execute_macos_co
582		lr() = saved_lr;
583		ctr()= saved_ctr;
584
585	+	#if EMUL_TIME_STATS
586	+	macos_exec_time += (clock() - macos_exec_start);
587	+	#endif
588	+
589		return retval;
590		}
591
#	Line 461 | Line 594 | inline void sheepshaver_cpu::execute_ppc
594		{
595		// Save branch registers
596		uint32 saved_lr = lr();
464	–	uint32 saved_ctr= ctr();
597
598	<	const uint32 trampoline[] = { POWERPC_EMUL_OP | 1 };
598	>	SheepVar32 trampoline = POWERPC_EXEC_RETURN;
599	>	WriteMacInt32(trampoline.addr(), POWERPC_EXEC_RETURN);
600	>	lr() = trampoline.addr();
601
468	–	lr() = (uint32)trampoline;
469	–	ctr()= entry;
602		execute(entry);
603
604		// Restore branch registers
605		lr() = saved_lr;
474	–	ctr()= saved_ctr;
606		}
607
608		// Resource Manager thunk
478	–	extern "C" void check_load_invoc(uint32 type, int16 id, uint16 **h);
479	–
609		inline void sheepshaver_cpu::get_resource(uint32 old_get_resource)
610		{
611		uint32 type = gpr(3);
#	Line 487 | Line 616 | inline void sheepshaver_cpu::get_resourc
616
617		// Call old routine
618		execute_ppc(old_get_resource);
490	–	uint16 **handle = (uint16 **)gpr(3);
619
620		// Call CheckLoad()
621	+	uint32 handle = gpr(3);
622		check_load_invoc(type, id, handle);
623	<	gpr(3) = (uint32)handle;
623	>	gpr(3) = handle;
624
625		// Cleanup stack
626		gpr(1) += 56;
#	Line 506 | Line 635 | static sheepshaver_cpu *main_cpu = NULL;
635		static sheepshaver_cpu *interrupt_cpu = NULL;   // CPU emulator to handle interrupts
636		static sheepshaver_cpu *current_cpu = NULL;             // Current CPU emulator context
637
638	+	void FlushCodeCache(uintptr start, uintptr end)
639	+	{
640	+	D(bug("FlushCodeCache(%08x, %08x)\n", start, end));
641	+	main_cpu->invalidate_cache_range(start, end);
642	+	#if MULTICORE_CPU
643	+	interrupt_cpu->invalidate_cache_range(start, end);
644	+	#endif
645	+	}
646	+
647		static inline void cpu_push(sheepshaver_cpu *new_cpu)
648		{
649		#if MULTICORE_CPU
#	Line 536 | Line 674 | static void dump_log(void)
674		*  Initialize CPU emulation
675		*/
676
677	<	static struct sigaction sigsegv_action;
540	<
541	<	#if defined(__powerpc__)
542	<	#include <sys/ucontext.h>
543	<	#endif
544	<
545	<	static void sigsegv_handler(int sig, siginfo_t *sip, void *scp)
677	>	static sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction)
678		{
547	–	const uintptr addr = (uintptr)sip->si_addr;
679		#if ENABLE_VOSF
680	<	// Handle screen fault.
681	<	extern bool Screen_fault_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction);
682	<	if (Screen_fault_handler((sigsegv_address_t)addr, SIGSEGV_INVALID_PC))
683	<	return;
680	>	// Handle screen fault
681	>	extern bool Screen_fault_handler(sigsegv_address_t, sigsegv_address_t);
682	>	if (Screen_fault_handler(fault_address, fault_instruction))
683	>	return SIGSEGV_RETURN_SUCCESS;
684		#endif
685	<	#if defined(__powerpc__)
686	<	if (addr >= ROM_BASE && addr < ROM_BASE + ROM_SIZE) {
687	<	printf("IGNORE write access to ROM at %08x\n", addr);
688	<	(((ucontext_t *)scp)->uc_mcontext.regs)->nip += 4;
689	<	return;
690	<	}
691	<	if (addr >= 0xf3012000 && addr < 0xf3014000 && 0) {
692	<	printf("IGNORE write access to ROM at %08x\n", addr);
693	<	(((ucontext_t *)scp)->uc_mcontext.regs)->nip += 4;
694	<	return;
685	>
686	>	const uintptr addr = (uintptr)fault_address;
687	>	#if HAVE_SIGSEGV_SKIP_INSTRUCTION
688	>	// Ignore writes to ROM
689	>	if ((addr - ROM_BASE) < ROM_SIZE)
690	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
691	>
692	>	// Get program counter of target CPU
693	>	sheepshaver_cpu * const cpu = current_cpu;
694	>	const uint32 pc = cpu->pc();
695	>
696	>	// Fault in Mac ROM or RAM?
697	>	bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) || (pc >= RAMBase) && (pc < (RAMBase + RAMSize));
698	>	if (mac_fault) {
699	>
700	>	// "VM settings" during MacOS 8 installation
701	>	if (pc == ROM_BASE + 0x488160 && cpu->gpr(20) == 0xf8000000)
702	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
703	>
704	>	// MacOS 8.5 installation
705	>	else if (pc == ROM_BASE + 0x488140 && cpu->gpr(16) == 0xf8000000)
706	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
707	>
708	>	// MacOS 8 serial drivers on startup
709	>	else if (pc == ROM_BASE + 0x48e080 && (cpu->gpr(8) == 0xf3012002 || cpu->gpr(8) == 0xf3012000))
710	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
711	>
712	>	// MacOS 8.1 serial drivers on startup
713	>	else if (pc == ROM_BASE + 0x48c5e0 && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000))
714	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
715	>	else if (pc == ROM_BASE + 0x4a10a0 && (cpu->gpr(20) == 0xf3012002 || cpu->gpr(20) == 0xf3012000))
716	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
717	>
718	>	// Ignore writes to the zero page
719	>	else if ((uint32)(addr - SheepMem::ZeroPage()) < (uint32)SheepMem::PageSize())
720	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
721	>
722	>	// Ignore all other faults, if requested
723	>	if (PrefsFindBool("ignoresegv"))
724	>	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
725		}
565	–	#endif
566	–	printf("Caught SIGSEGV at address %p\n", sip->si_addr);
567	–	printf("Native PC: %08x\n", (((ucontext_t *)scp)->uc_mcontext.regs)->nip);
568	–	printf("Current CPU: %s\n", current_cpu == main_cpu ? "main" : "interrupts");
569	–	#if 1
570	–	dump_registers();
726		#else
727	<	printf("Main CPU context\n");
573	<	main_cpu->dump_registers();
574	<	printf("Interrupts CPU context\n");
575	<	interrupt_cpu->dump_registers();
727	>	#error "FIXME: You don't have the capability to skip instruction within signal handlers"
728		#endif
729	+
730	+	printf("SIGSEGV\n");
731	+	printf("  pc %p\n", fault_instruction);
732	+	printf("  ea %p\n", fault_address);
733	+	printf(" cpu %s\n", current_cpu == main_cpu ? "main" : "interrupts");
734	+	dump_registers();
735		current_cpu->dump_log();
736		enter_mon();
737		QuitEmulator();
738	+
739	+	return SIGSEGV_RETURN_FAILURE;
740		}
741
742		void init_emul_ppc(void)
#	Line 584 | Line 744 | void init_emul_ppc(void)
744		// Initialize main CPU emulator
745		main_cpu = new sheepshaver_cpu();
746		main_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000));
747	+	main_cpu->set_register(powerpc_registers::GPR(4), any_register(KernelDataAddr + 0x1000));
748		WriteMacInt32(XLM_RUN_MODE, MODE_68K);
749
750		#if MULTICORE_CPU
#	Line 591 | Line 752 | void init_emul_ppc(void)
752		interrupt_cpu = new sheepshaver_cpu();
753		#endif
754
755	<	// Install SIGSEGV handler
756	<	sigemptyset(&sigsegv_action.sa_mask);
596	<	sigsegv_action.sa_sigaction = sigsegv_handler;
597	<	sigsegv_action.sa_flags = SA_SIGINFO;
598	<	sigsegv_action.sa_restorer = NULL;
599	<	sigaction(SIGSEGV, &sigsegv_action, NULL);
755	>	// Install the handler for SIGSEGV
756	>	sigsegv_install_handler(sigsegv_handler);
757
758		#if ENABLE_MON
759		// Install "regs" command in cxmon
760		mon_add_command("regs", dump_registers, "regs                     Dump PowerPC registers\n");
761		mon_add_command("log", dump_log, "log                      Dump PowerPC emulation log\n");
762		#endif
763	+
764	+	#if EMUL_TIME_STATS
765	+	emul_start_time = clock();
766	+	#endif
767	+	}
768	+
769	+	/*
770	+	*  Deinitialize emulation
771	+	*/
772	+
773	+	void exit_emul_ppc(void)
774	+	{
775	+	#if EMUL_TIME_STATS
776	+	clock_t emul_end_time = clock();
777	+
778	+	printf("### Statistics for SheepShaver emulation parts\n");
779	+	const clock_t emul_time = emul_end_time - emul_start_time;
780	+	printf("Total emulation time : %.1f sec\n", double(emul_time) / double(CLOCKS_PER_SEC));
781	+	printf("Total interrupt count: %d (%2.1f Hz)\n", interrupt_count,
782	+	(double(interrupt_count) * CLOCKS_PER_SEC) / double(emul_time));
783	+
784	+	#define PRINT_STATS(LABEL, VAR_PREFIX) do {                                                             \
785	+	printf("Total " LABEL " count : %d\n", VAR_PREFIX##_count);             \
786	+	printf("Total " LABEL " time  : %.1f sec (%.1f%%)\n",                   \
787	+	double(VAR_PREFIX##_time) / double(CLOCKS_PER_SEC),          \
788	+	100.0 * double(VAR_PREFIX##_time) / double(emul_time));      \
789	+	} while (0)
790	+
791	+	PRINT_STATS("Execute68k[Trap] execution", exec68k);
792	+	PRINT_STATS("NativeOp execution", native_exec);
793	+	PRINT_STATS("MacOS routine execution", macos_exec);
794	+
795	+	#undef PRINT_STATS
796	+	printf("\n");
797	+	#endif
798	+
799	+	delete main_cpu;
800	+	#if MULTICORE_CPU
801	+	delete interrupt_cpu;
802	+	#endif
803		}
804
805		/*
#	Line 612 | Line 809 | void init_emul_ppc(void)
809		void emul_ppc(uint32 entry)
810		{
811		current_cpu = main_cpu;
812	+	#if 0
813		current_cpu->start_log();
814	+	#endif
815	+	// start emulation loop and enable code translation or caching
816		current_cpu->execute(entry);
817		}
818
#	Line 620 | Line 820 | void emul_ppc(uint32 entry)
820		*  Handle PowerPC interrupt
821		*/
822
823	<	// Atomic operations
824	<	extern int atomic_add(int *var, int v);
825	<	extern int atomic_and(int *var, int v);
826	<	extern int atomic_or(int *var, int v);
827	<
823	>	#if ASYNC_IRQ
824	>	void HandleInterrupt(void)
825	>	{
826	>	main_cpu->handle_interrupt();
827	>	}
828	>	#else
829		void TriggerInterrupt(void)
830		{
831		#if 0
832		WriteMacInt32(0x16a, ReadMacInt32(0x16a) + 1);
833		#else
834	<	SPCFLAGS_SET( SPCFLAG_INT );
834	>	// Trigger interrupt to main cpu only
835	>	if (main_cpu)
836	>	main_cpu->trigger_interrupt();
837		#endif
838		}
839	+	#endif
840
841	<	static void HandleInterrupt(void)
841	>	void sheepshaver_cpu::handle_interrupt(void)
842		{
843		// Do nothing if interrupts are disabled
844	<	if (int32(ReadMacInt32(XLM_IRQ_NEST)) > 0)
844	>	if (*(int32 *)XLM_IRQ_NEST > 0)
845		return;
846
847		// Do nothing if there is no interrupt pending
#	Line 653 | Line 857 | static void HandleInterrupt(void)
857		// 68k emulator active, trigger 68k interrupt level 1
858		assert(current_cpu == main_cpu);
859		WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
860	<	main_cpu->set_cr(main_cpu->get_cr() | tswap32(kernel_data->v[0x674 >> 2]));
860	>	set_cr(get_cr() | tswap32(kernel_data->v[0x674 >> 2]));
861		break;
862
863		#if INTERRUPTS_IN_NATIVE_MODE
864		case MODE_NATIVE:
865		// 68k emulator inactive, in nanokernel?
866		assert(current_cpu == main_cpu);
867	<	if (main_cpu->gpr(1) != KernelDataAddr) {
867	>	if (gpr(1) != KernelDataAddr) {
868		// Prepare for 68k interrupt level 1
869		WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
870		WriteMacInt32(tswap32(kernel_data->v[0x658 >> 2]) + 0xdc,
#	Line 671 | Line 875 | static void HandleInterrupt(void)
875		DisableInterrupt();
876		cpu_push(interrupt_cpu);
877		if (ROMType == ROMTYPE_NEWWORLD)
878	<	current_cpu->interrupt(ROM_BASE + 0x312b1c, main_cpu);
878	>	current_cpu->interrupt(ROM_BASE + 0x312b1c);
879		else
880	<	current_cpu->interrupt(ROM_BASE + 0x312a3c, main_cpu);
880	>	current_cpu->interrupt(ROM_BASE + 0x312a3c);
881		cpu_pop();
882		}
883		break;
#	Line 704 | Line 908 | static void HandleInterrupt(void)
908		if (InterruptFlags & INTFLAG_VIA) {
909		ClearInterruptFlag(INTFLAG_VIA);
910		ADBInterrupt();
911	<	ExecutePPC(VideoVBL);
911	>	ExecuteNative(NATIVE_VIDEO_VBL);
912		}
913		}
914		#endif
#	Line 714 | Line 918 | static void HandleInterrupt(void)
918		}
919		}
920
717	–	/*
718	–	*  Execute NATIVE_OP opcode (called by PowerPC emulator)
719	–	*/
720	–
721	–	#define POWERPC_NATIVE_OP_INIT(LR, OP) \
722	–	tswap32(POWERPC_EMUL_OP | ((LR) << 11) | (((uint32)OP) << 6) | 2)
723	–
724	–	// FIXME: Make sure 32-bit relocations are used
725	–	const uint32 NativeOpTable[NATIVE_OP_MAX] = {
726	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_PATCH_NAME_REGISTRY),
727	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_INSTALL_ACCEL),
728	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_VBL),
729	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_VIDEO_DO_DRIVER_IO),
730	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_IRQ),
731	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_INIT),
732	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_TERM),
733	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_OPEN),
734	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_CLOSE),
735	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_WPUT),
736	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_ETHER_RSRV),
737	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_NOTHING),
738	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_OPEN),
739	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_PRIME_IN),
740	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_PRIME_OUT),
741	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_CONTROL),
742	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_STATUS),
743	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_SERIAL_CLOSE),
744	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_RESOURCE),
745	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_1_RESOURCE),
746	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_IND_RESOURCE),
747	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_GET_1_IND_RESOURCE),
748	–	POWERPC_NATIVE_OP_INIT(1, NATIVE_R_GET_RESOURCE),
749	–	POWERPC_NATIVE_OP_INIT(0, NATIVE_DISABLE_INTERRUPT),
750	–	POWERPC_NATIVE_OP_INIT(0, NATIVE_ENABLE_INTERRUPT),
751	–	};
752	–
921		static void get_resource(void);
922		static void get_1_resource(void);
923		static void get_ind_resource(void);
#	Line 760 | Line 928 | static void r_get_resource(void);
928
929		static void NativeOp(int selector)
930		{
931	+	#if EMUL_TIME_STATS
932	+	native_exec_count++;
933	+	const clock_t native_exec_start = clock();
934	+	#endif
935	+
936		switch (selector) {
937		case NATIVE_PATCH_NAME_REGISTRY:
938		DoPatchNameRegistry();
#	Line 774 | Line 947 | static void NativeOp(int selector)
947		GPR(3) = (int32)(int16)VideoDoDriverIO((void *)GPR(3), (void *)GPR(4),
948		(void *)GPR(5), GPR(6), GPR(7));
949		break;
950	<	case NATIVE_GET_RESOURCE:
951	<	get_resource();
950	>	#ifdef WORDS_BIGENDIAN
951	>	case NATIVE_ETHER_IRQ:
952	>	EtherIRQ();
953		break;
954	<	case NATIVE_GET_1_RESOURCE:
955	<	get_1_resource();
954	>	case NATIVE_ETHER_INIT:
955	>	GPR(3) = InitStreamModule((void *)GPR(3));
956		break;
957	<	case NATIVE_GET_IND_RESOURCE:
958	<	get_ind_resource();
957	>	case NATIVE_ETHER_TERM:
958	>	TerminateStreamModule();
959		break;
960	<	case NATIVE_GET_1_IND_RESOURCE:
961	<	get_1_ind_resource();
960	>	case NATIVE_ETHER_OPEN:
961	>	GPR(3) = ether_open((queue_t *)GPR(3), (void *)GPR(4), GPR(5), GPR(6), (void*)GPR(7));
962	>	break;
963	>	case NATIVE_ETHER_CLOSE:
964	>	GPR(3) = ether_close((queue_t *)GPR(3), GPR(4), (void *)GPR(5));
965		break;
966	<	case NATIVE_R_GET_RESOURCE:
967	<	r_get_resource();
966	>	case NATIVE_ETHER_WPUT:
967	>	GPR(3) = ether_wput((queue_t *)GPR(3), (mblk_t *)GPR(4));
968		break;
969	+	case NATIVE_ETHER_RSRV:
970	+	GPR(3) = ether_rsrv((queue_t *)GPR(3));
971	+	break;
972	+	#else
973	+	case NATIVE_ETHER_INIT:
974	+	// FIXME: needs more complicated thunks
975	+	GPR(3) = false;
976	+	break;
977	+	#endif
978		case NATIVE_SERIAL_NOTHING:
979		case NATIVE_SERIAL_OPEN:
980		case NATIVE_SERIAL_PRIME_IN:
#	Line 809 | Line 995 | static void NativeOp(int selector)
995		GPR(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](GPR(3), GPR(4));
996		break;
997		}
998	+	case NATIVE_GET_RESOURCE:
999	+	case NATIVE_GET_1_RESOURCE:
1000	+	case NATIVE_GET_IND_RESOURCE:
1001	+	case NATIVE_GET_1_IND_RESOURCE:
1002	+	case NATIVE_R_GET_RESOURCE: {
1003	+	typedef void (*GetResourceCallback)(void);
1004	+	static const GetResourceCallback get_resource_callbacks[] = {
1005	+	get_resource,
1006	+	get_1_resource,
1007	+	get_ind_resource,
1008	+	get_1_ind_resource,
1009	+	r_get_resource
1010	+	};
1011	+	get_resource_callbacks[selector - NATIVE_GET_RESOURCE]();
1012	+	break;
1013	+	}
1014		case NATIVE_DISABLE_INTERRUPT:
1015		DisableInterrupt();
1016		break;
1017		case NATIVE_ENABLE_INTERRUPT:
1018		EnableInterrupt();
1019		break;
1020	+	case NATIVE_MAKE_EXECUTABLE:
1021	+	MakeExecutable(0, (void *)GPR(4), GPR(5));
1022	+	break;
1023	+	case NATIVE_CHECK_LOAD_INVOC:
1024	+	check_load_invoc(GPR(3), GPR(4), GPR(5));
1025	+	break;
1026		default:
1027		printf("FATAL: NATIVE_OP called with bogus selector %d\n", selector);
1028		QuitEmulator();
1029		break;
1030		}
823	–	}
1031
1032	<	/*
1033	<	*  Execute native subroutine (LR must contain return address)
1034	<	*/
828	<
829	<	void ExecuteNative(int selector)
830	<	{
831	<	uint32 tvect[2];
832	<	tvect[0] = tswap32(POWERPC_NATIVE_OP_FUNC(selector));
833	<	tvect[1] = 0; // Fake TVECT
834	<	RoutineDescriptor desc = BUILD_PPC_ROUTINE_DESCRIPTOR(0, tvect);
835	<	M68kRegisters r;
836	<	Execute68k((uint32)&desc, &r);
1032	>	#if EMUL_TIME_STATS
1033	>	native_exec_time += (clock() - native_exec_start);
1034	>	#endif
1035		}
1036
1037		/*
#	Line 854 | Line 1052 | void Execute68k(uint32 pc, M68kRegisters
1052
1053		void Execute68kTrap(uint16 trap, M68kRegisters *r)
1054		{
1055	<	uint16 proc[2] = {trap, M68K_RTS};
1056	<	Execute68k((uint32)proc, r);
1055	>	SheepVar proc_var(4);
1056	>	uint32 proc = proc_var.addr();
1057	>	WriteMacInt16(proc, trap);
1058	>	WriteMacInt16(proc + 2, M68K_RTS);
1059	>	Execute68k(proc, r);
1060		}
1061
1062		/*
#	Line 910 | Line 1111 | uint32 call_macos7(uint32 tvect, uint32
1111		}
1112
1113		/*
913	–	*  Atomic operations
914	–	*/
915	–
916	–	int atomic_add(int *var, int v)
917	–	{
918	–	int ret = *var;
919	–	*var += v;
920	–	return ret;
921	–	}
922	–
923	–	int atomic_and(int *var, int v)
924	–	{
925	–	int ret = *var;
926	–	*var &= v;
927	–	return ret;
928	–	}
929	–
930	–	int atomic_or(int *var, int v)
931	–	{
932	–	int ret = *var;
933	–	*var |= v;
934	–	return ret;
935	–	}
936	–
937	–	/*
1114		*  Resource Manager thunks
1115		*/
1116

Diff Legend

–	Removed lines
+	Added lines
<	Changed lines
>	Changed lines