[ViewVC] Diff of: cebix/SheepShaver/src/kpx_cpu/sheepshaver

Comparing SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp (file contents):
Revision 1.21 by gbeauche, 2003-12-04T17:26:38Z vs.
Revision 1.68 by gbeauche, 2006-05-03T21:45:14Z

#	Line 1 \| Line 1
1		/*
2		* sheepshaver_glue.cpp - Glue Kheperix CPU to SheepShaver CPU engine interface
3		*
4	<	* SheepShaver (C) 1997-2002 Christian Bauer and Marc Hellwig
4	>	* SheepShaver (C) 1997-2005 Christian Bauer and Marc Hellwig
5		*
6		* This program is free software; you can redistribute it and/or modify
7		* it under the terms of the GNU General Public License as published by
#	Line 38 \| Line 38
38		#include "name_registry.h"
39		#include "serial.h"
40		#include "ether.h"
41	+	#include "timer.h"
42
43		#include <stdio.h>
44	+	#include <stdlib.h>
45	+	#ifdef HAVE_MALLOC_H
46	+	#include <malloc.h>
47	+	#endif
48	+
49	+	#ifdef USE_SDL_VIDEO
50	+	#include <SDL_events.h>
51	+	#endif
52
53		#if ENABLE_MON
54		#include "mon.h"
#	Line 50 \| Line 59
59		#include "debug.h"
60
61		// Emulation time statistics
62	<	#define EMUL_TIME_STATS 1
62	>	#ifndef EMUL_TIME_STATS
63	>	#define EMUL_TIME_STATS 0
64	>	#endif
65
66		#if EMUL_TIME_STATS
67		static clock_t emul_start_time;
68	<	static uint32 interrupt_count = 0;
68	>	static uint32 interrupt_count = 0, ppc_interrupt_count = 0;
69		static clock_t interrupt_time = 0;
70		static uint32 exec68k_count = 0;
71		static clock_t exec68k_time = 0;
#	Line 73 \| Line 84 \| static void enter_mon(void)
84		#endif
85		}
86
87	+	// From main_*.cpp
88	+	extern uintptr SignalStackBase();
89	+
90	+	// From rsrc_patches.cpp
91	+	extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h);
92	+	extern "C" void named_check_load_invoc(uint32 type, uint32 name, uint32 h);
93	+
94		// PowerPC EmulOp to exit from emulation looop
95		const uint32 POWERPC_EXEC_RETURN = POWERPC_EMUL_OP \| 1;
96
79	–	// Enable multicore (main/interrupts) cpu emulation?
80	–	#define MULTICORE_CPU (ASYNC_IRQ ? 1 : 0)
81	–
97		// Enable Execute68k() safety checks?
98		#define SAFE_EXEC_68K 1
99
#	Line 92 \| Line 107 \| const uint32 POWERPC_EXEC_RETURN = POWER
107		#define INTERRUPTS_IN_NATIVE_MODE 1
108
109		// Pointer to Kernel Data
110	<	static KernelData * const kernel_data = (KernelData *)KERNEL_DATA_BASE;
110	>	static KernelData * kernel_data;
111
112		// SIGSEGV handler
113	<	static sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
113	>	sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
114	>
115	>	#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT
116	>	// Special trampolines for EmulOp and NativeOp
117	>	static uint8 *emul_op_trampoline;
118	>	static uint8 *native_op_trampoline;
119	>	#endif
120
121		// JIT Compiler enabled?
122		static inline bool enable_jit_p()
#	Line 124 \| Line 145 \| public:
145		// Constructor
146		sheepshaver_cpu();
147
148	<	// Condition Register accessors
148	>	// CR & XER accessors
149		uint32 get_cr() const { return cr().get(); }
150		void set_cr(uint32 v) { cr().set(v); }
151	+	uint32 get_xer() const { return xer().get(); }
152	+	void set_xer(uint32 v) { xer().set(v); }
153	+
154	+	// Execute NATIVE_OP routine
155	+	void execute_native_op(uint32 native_op);
156	+
157	+	// Execute EMUL_OP routine
158	+	void execute_emul_op(uint32 emul_op);
159
160		// Execute 68k routine
161		void execute_68k(uint32 entry, M68kRegisters *r);
#	Line 137 \| Line 166 \| public:
166		// Execute MacOS/PPC code
167		uint32 execute_macos_code(uint32 tvect, int nargs, uint32 const *args);
168
169	+	#if PPC_ENABLE_JIT
170	+	// Compile one instruction
171	+	virtual int compile1(codegen_context_t & cg_context);
172	+	#endif
173		// Resource manager thunk
174		void get_resource(uint32 old_get_resource);
175
176		// Handle MacOS interrupt
177		void interrupt(uint32 entry);
145	–	void handle_interrupt();
146	–
147	–	// Lazy memory allocator (one item at a time)
148	–	void *operator new(size_t size)
149	–	{ return allocator_helper< sheepshaver_cpu, lazy_allocator >::allocate(); }
150	–	void operator delete(void *p)
151	–	{ allocator_helper< sheepshaver_cpu, lazy_allocator >::deallocate(p); }
152	–	// FIXME: really make surre array allocation fail at link time?
153	–	void *operator new[](size_t);
154	–	void operator delete[](void *p);
178
179		// Make sure the SIGSEGV handler can access CPU registers
180		friend sigsegv_return_t sigsegv_handler(sigsegv_address_t, sigsegv_address_t);
181		};
182
160	–	lazy_allocator< sheepshaver_cpu > allocator_helper< sheepshaver_cpu, lazy_allocator >::allocator;
161	–
183		sheepshaver_cpu::sheepshaver_cpu()
184		: powerpc_cpu(enable_jit_p())
185		{
#	Line 167 \| Line 188 \| sheepshaver_cpu::sheepshaver_cpu()
188
189		void sheepshaver_cpu::init_decoder()
190		{
170	–	#ifndef PPC_NO_STATIC_II_INDEX_TABLE
171	–	static bool initialized = false;
172	–	if (initialized)
173	–	return;
174	–	initialized = true;
175	–	#endif
176	–
191		static const instr_info_t sheep_ii_table[] = {
192		{ "sheep",
193		(execute_pmf)&sheepshaver_cpu::execute_sheep,
#	Line 192 \| Line 206 \| void sheepshaver_cpu::init_decoder()
206		}
207		}
208
195	–	// Forward declaration for native opcode handler
196	–	static void NativeOp(int selector);
197	–
209		/* NativeOp instruction format:
210	<	+------------+--------------------------+--+----------+------------+
211	<	\| 6 \| \|FN\| OP \| 2 \|
212	<	+------------+--------------------------+--+----------+------------+
213	<	0 5 \|6 19 20 21 25 26 31
210	>	+------------+-------------------------+--+-----------+------------+
211	>	\| 6 \| \|FN\| OP \| 2 \|
212	>	+------------+-------------------------+--+-----------+------------+
213	>	0 5 \|6 18 19 20 25 26 31
214		*/
215
216	<	typedef bit_field< 20, 20 > FN_field;
217	<	typedef bit_field< 21, 25 > NATIVE_OP_field;
216	>	typedef bit_field< 19, 19 > FN_field;
217	>	typedef bit_field< 20, 25 > NATIVE_OP_field;
218		typedef bit_field< 26, 31 > EMUL_OP_field;
219
220	+	// Execute EMUL_OP routine
221	+	void sheepshaver_cpu::execute_emul_op(uint32 emul_op)
222	+	{
223	+	M68kRegisters r68;
224	+	WriteMacInt32(XLM_68K_R25, gpr(25));
225	+	WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP);
226	+	for (int i = 0; i < 8; i++)
227	+	r68.d[i] = gpr(8 + i);
228	+	for (int i = 0; i < 7; i++)
229	+	r68.a[i] = gpr(16 + i);
230	+	r68.a[7] = gpr(1);
231	+	uint32 saved_cr = get_cr() & 0xff9fffff; // mask_operand::compute(11, 8)
232	+	uint32 saved_xer = get_xer();
233	+	EmulOp(&r68, gpr(24), emul_op);
234	+	set_cr(saved_cr);
235	+	set_xer(saved_xer);
236	+	for (int i = 0; i < 8; i++)
237	+	gpr(8 + i) = r68.d[i];
238	+	for (int i = 0; i < 7; i++)
239	+	gpr(16 + i) = r68.a[i];
240	+	gpr(1) = r68.a[7];
241	+	WriteMacInt32(XLM_RUN_MODE, MODE_68K);
242	+	}
243	+
244		// Execute SheepShaver instruction
245		void sheepshaver_cpu::execute_sheep(uint32 opcode)
246		{
#	Line 222 \| Line 257 \| void sheepshaver_cpu::execute_sheep(uint
257		break;
258
259		case 2: // EXEC_NATIVE
260	<	NativeOp(NATIVE_OP_field::extract(opcode));
260	>	execute_native_op(NATIVE_OP_field::extract(opcode));
261		if (FN_field::test(opcode))
262		pc() = lr();
263		else
264		pc() += 4;
265		break;
266
267	<	default: { // EMUL_OP
268	<	M68kRegisters r68;
234	<	WriteMacInt32(XLM_68K_R25, gpr(25));
235	<	WriteMacInt32(XLM_RUN_MODE, MODE_EMUL_OP);
236	<	for (int i = 0; i < 8; i++)
237	<	r68.d[i] = gpr(8 + i);
238	<	for (int i = 0; i < 7; i++)
239	<	r68.a[i] = gpr(16 + i);
240	<	r68.a[7] = gpr(1);
241	<	EmulOp(&r68, gpr(24), EMUL_OP_field::extract(opcode) - 3);
242	<	for (int i = 0; i < 8; i++)
243	<	gpr(8 + i) = r68.d[i];
244	<	for (int i = 0; i < 7; i++)
245	<	gpr(16 + i) = r68.a[i];
246	<	gpr(1) = r68.a[7];
247	<	WriteMacInt32(XLM_RUN_MODE, MODE_68K);
267	>	default: // EMUL_OP
268	>	execute_emul_op(EMUL_OP_field::extract(opcode) - 3);
269		pc() += 4;
270		break;
271		}
272	+	}
273	+
274	+	// Compile one instruction
275	+	#if PPC_ENABLE_JIT
276	+	int sheepshaver_cpu::compile1(codegen_context_t & cg_context)
277	+	{
278	+	const instr_info_t *ii = cg_context.instr_info;
279	+	if (ii->mnemo != PPC_I(SHEEP))
280	+	return COMPILE_FAILURE;
281	+
282	+	int status = COMPILE_FAILURE;
283	+	powerpc_dyngen & dg = cg_context.codegen;
284	+	uint32 opcode = cg_context.opcode;
285	+
286	+	switch (opcode & 0x3f) {
287	+	case 0: // EMUL_RETURN
288	+	dg.gen_invoke(QuitEmulator);
289	+	status = COMPILE_CODE_OK;
290	+	break;
291	+
292	+	case 1: // EXEC_RETURN
293	+	dg.gen_spcflags_set(SPCFLAG_CPU_EXEC_RETURN);
294	+	// Don't check for pending interrupts, we do know we have to
295	+	// get out of this block ASAP
296	+	dg.gen_exec_return();
297	+	status = COMPILE_EPILOGUE_OK;
298	+	break;
299	+
300	+	case 2: { // EXEC_NATIVE
301	+	uint32 selector = NATIVE_OP_field::extract(opcode);
302	+	switch (selector) {
303	+	#if !PPC_REENTRANT_JIT
304	+	// Filter out functions that may invoke Execute68k() or
305	+	// CallMacOS(), this would break reentrancy as they could
306	+	// invalidate the translation cache and even overwrite
307	+	// continuation code when we are done with them.
308	+	case NATIVE_PATCH_NAME_REGISTRY:
309	+	dg.gen_invoke(DoPatchNameRegistry);
310	+	status = COMPILE_CODE_OK;
311	+	break;
312	+	case NATIVE_VIDEO_INSTALL_ACCEL:
313	+	dg.gen_invoke(VideoInstallAccel);
314	+	status = COMPILE_CODE_OK;
315	+	break;
316	+	case NATIVE_VIDEO_VBL:
317	+	dg.gen_invoke(VideoVBL);
318	+	status = COMPILE_CODE_OK;
319	+	break;
320	+	case NATIVE_GET_RESOURCE:
321	+	case NATIVE_GET_1_RESOURCE:
322	+	case NATIVE_GET_IND_RESOURCE:
323	+	case NATIVE_GET_1_IND_RESOURCE:
324	+	case NATIVE_R_GET_RESOURCE: {
325	+	static const uint32 get_resource_ptr[] = {
326	+	XLM_GET_RESOURCE,
327	+	XLM_GET_1_RESOURCE,
328	+	XLM_GET_IND_RESOURCE,
329	+	XLM_GET_1_IND_RESOURCE,
330	+	XLM_R_GET_RESOURCE
331	+	};
332	+	uint32 old_get_resource = ReadMacInt32(get_resource_ptr[selector - NATIVE_GET_RESOURCE]);
333	+	typedef void (*func_t)(dyngen_cpu_base, uint32);
334	+	func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::get_resource).ptr();
335	+	dg.gen_invoke_CPU_im(func, old_get_resource);
336	+	status = COMPILE_CODE_OK;
337	+	break;
338	+	}
339	+	case NATIVE_CHECK_LOAD_INVOC:
340	+	dg.gen_load_T0_GPR(3);
341	+	dg.gen_load_T1_GPR(4);
342	+	dg.gen_se_16_32_T1();
343	+	dg.gen_load_T2_GPR(5);
344	+	dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))check_load_invoc);
345	+	status = COMPILE_CODE_OK;
346	+	break;
347	+	case NATIVE_NAMED_CHECK_LOAD_INVOC:
348	+	dg.gen_load_T0_GPR(3);
349	+	dg.gen_load_T1_GPR(4);
350	+	dg.gen_load_T2_GPR(5);
351	+	dg.gen_invoke_T0_T1_T2((void (*)(uint32, uint32, uint32))named_check_load_invoc);
352	+	status = COMPILE_CODE_OK;
353	+	break;
354	+	#endif
355	+	case NATIVE_BITBLT:
356	+	dg.gen_load_T0_GPR(3);
357	+	dg.gen_invoke_T0((void (*)(uint32))NQD_bitblt);
358	+	status = COMPILE_CODE_OK;
359	+	break;
360	+	case NATIVE_INVRECT:
361	+	dg.gen_load_T0_GPR(3);
362	+	dg.gen_invoke_T0((void (*)(uint32))NQD_invrect);
363	+	status = COMPILE_CODE_OK;
364	+	break;
365	+	case NATIVE_FILLRECT:
366	+	dg.gen_load_T0_GPR(3);
367	+	dg.gen_invoke_T0((void (*)(uint32))NQD_fillrect);
368	+	status = COMPILE_CODE_OK;
369	+	break;
370	+	}
371	+	// Could we fully translate this NativeOp?
372	+	if (status == COMPILE_CODE_OK) {
373	+	if (!FN_field::test(opcode))
374	+	cg_context.done_compile = false;
375	+	else {
376	+	dg.gen_load_A0_LR();
377	+	dg.gen_set_PC_A0();
378	+	cg_context.done_compile = true;
379	+	}
380	+	break;
381	+	}
382	+	#if PPC_REENTRANT_JIT
383	+	// Try to execute NativeOp trampoline
384	+	if (!FN_field::test(opcode))
385	+	dg.gen_set_PC_im(cg_context.pc + 4);
386	+	else {
387	+	dg.gen_load_A0_LR();
388	+	dg.gen_set_PC_A0();
389	+	}
390	+	dg.gen_mov_32_T0_im(selector);
391	+	dg.gen_jmp(native_op_trampoline);
392	+	cg_context.done_compile = true;
393	+	status = COMPILE_EPILOGUE_OK;
394	+	break;
395	+	#endif
396	+	// Invoke NativeOp handler
397	+	if (!FN_field::test(opcode)) {
398	+	typedef void (*func_t)(dyngen_cpu_base, uint32);
399	+	func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr();
400	+	dg.gen_invoke_CPU_im(func, selector);
401	+	cg_context.done_compile = false;
402	+	status = COMPILE_CODE_OK;
403	+	}
404	+	// Otherwise, let it generate a call to execute_sheep() which
405	+	// will cause necessary updates to the program counter
406	+	break;
407		}
408	+
409	+	default: { // EMUL_OP
410	+	uint32 emul_op = EMUL_OP_field::extract(opcode) - 3;
411	+	#if PPC_REENTRANT_JIT
412	+	// Try to execute EmulOp trampoline
413	+	dg.gen_set_PC_im(cg_context.pc + 4);
414	+	dg.gen_mov_32_T0_im(emul_op);
415	+	dg.gen_jmp(emul_op_trampoline);
416	+	cg_context.done_compile = true;
417	+	status = COMPILE_EPILOGUE_OK;
418	+	break;
419	+	#endif
420	+	// Invoke EmulOp handler
421	+	typedef void (*func_t)(dyngen_cpu_base, uint32);
422	+	func_t func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr();
423	+	dg.gen_invoke_CPU_im(func, emul_op);
424	+	cg_context.done_compile = false;
425	+	status = COMPILE_CODE_OK;
426	+	break;
427	+	}
428	+	}
429	+	return status;
430		}
431	+	#endif
432
433		// Handle MacOS interrupt
434		void sheepshaver_cpu::interrupt(uint32 entry)
435		{
436		#if EMUL_TIME_STATS
437	<	interrupt_count++;
437	>	ppc_interrupt_count++;
438		const clock_t interrupt_start = clock();
439		#endif
440
262	–	#if !MULTICORE_CPU
441		// Save program counters and branch registers
442		uint32 saved_pc = pc();
443		uint32 saved_lr = lr();
444		uint32 saved_ctr= ctr();
445		uint32 saved_sp = gpr(1);
268	–	#endif
446
447		// Initialize stack pointer to SheepShaver alternate stack base
448	<	SheepArray<64> stack_area;
272	<	gpr(1) = stack_area.addr();
448	>	gpr(1) = SignalStackBase() - 64;
449
450		// Build trampoline to return from interrupt
451		SheepVar32 trampoline = POWERPC_EXEC_RETURN;
#	Line 306 \| Line 482 \| void sheepshaver_cpu::interrupt(uint32 e
482		// Enter nanokernel
483		execute(entry);
484
309	–	#if !MULTICORE_CPU
485		// Restore program counters and branch registers
486		pc() = saved_pc;
487		lr() = saved_lr;
488		ctr()= saved_ctr;
489		gpr(1) = saved_sp;
315	–	#endif
490
491		#if EMUL_TIME_STATS
492		interrupt_time += (clock() - interrupt_start);
#	Line 485 \| Line 659 \| inline void sheepshaver_cpu::execute_ppc
659		}
660
661		// Resource Manager thunk
488	–	extern "C" void check_load_invoc(uint32 type, int16 id, uint32 h);
489	–
662		inline void sheepshaver_cpu::get_resource(uint32 old_get_resource)
663		{
664		uint32 type = gpr(3);
#	Line 512 \| Line 684 \| inline void sheepshaver_cpu::get_resourc
684		* SheepShaver CPU engine interface
685		**/
686
687	<	static sheepshaver_cpu *main_cpu = NULL; // CPU emulator to handle usual control flow
688	<	static sheepshaver_cpu *interrupt_cpu = NULL; // CPU emulator to handle interrupts
517	<	static sheepshaver_cpu *current_cpu = NULL; // Current CPU emulator context
687	>	// PowerPC CPU emulator
688	>	static sheepshaver_cpu *ppc_cpu = NULL;
689
690		void FlushCodeCache(uintptr start, uintptr end)
691		{
692		D(bug("FlushCodeCache(%08x, %08x)\n", start, end));
693	<	main_cpu->invalidate_cache_range(start, end);
523	<	#if MULTICORE_CPU
524	<	interrupt_cpu->invalidate_cache_range(start, end);
525	<	#endif
526	<	}
527	<
528	<	static inline void cpu_push(sheepshaver_cpu *new_cpu)
529	<	{
530	<	#if MULTICORE_CPU
531	<	current_cpu = new_cpu;
532	<	#endif
533	<	}
534	<
535	<	static inline void cpu_pop()
536	<	{
537	<	#if MULTICORE_CPU
538	<	current_cpu = main_cpu;
539	<	#endif
693	>	ppc_cpu->invalidate_cache_range(start, end);
694		}
695
696		// Dump PPC registers
697		static void dump_registers(void)
698		{
699	<	current_cpu->dump_registers();
699	>	ppc_cpu->dump_registers();
700		}
701
702		// Dump log
703		static void dump_log(void)
704		{
705	<	current_cpu->dump_log();
705	>	ppc_cpu->dump_log();
706		}
707
708		/*
709		* Initialize CPU emulation
710		*/
711
712	<	static sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction)
712	>	sigsegv_return_t sigsegv_handler(sigsegv_address_t fault_address, sigsegv_address_t fault_instruction)
713		{
714		#if ENABLE_VOSF
715		// Handle screen fault
#	Line 567 \| Line 721 \| static sigsegv_return_t sigsegv_handler(
721		const uintptr addr = (uintptr)fault_address;
722		#if HAVE_SIGSEGV_SKIP_INSTRUCTION
723		// Ignore writes to ROM
724	<	if ((addr - ROM_BASE) < ROM_SIZE)
724	>	if ((addr - (uintptr)ROMBaseHost) < ROM_SIZE)
725		return SIGSEGV_RETURN_SKIP_INSTRUCTION;
726
727		// Get program counter of target CPU
728	<	sheepshaver_cpu * const cpu = current_cpu;
728	>	sheepshaver_cpu * const cpu = ppc_cpu;
729		const uint32 pc = cpu->pc();
730
731		// Fault in Mac ROM or RAM?
732	<	bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) \|\| (pc >= RAMBase) && (pc < (RAMBase + RAMSize));
732	>	bool mac_fault = (pc >= ROM_BASE) && (pc < (ROM_BASE + ROM_AREA_SIZE)) \|\| (pc >= RAMBase) && (pc < (RAMBase + RAMSize)) \|\| (pc >= DR_CACHE_BASE && pc < (DR_CACHE_BASE + DR_CACHE_SIZE));
733		if (mac_fault) {
734
735		// "VM settings" during MacOS 8 installation
#	Line 595 \| Line 749 \| static sigsegv_return_t sigsegv_handler(
749		return SIGSEGV_RETURN_SKIP_INSTRUCTION;
750		else if (pc == ROM_BASE + 0x4a10a0 && (cpu->gpr(20) == 0xf3012002 \|\| cpu->gpr(20) == 0xf3012000))
751		return SIGSEGV_RETURN_SKIP_INSTRUCTION;
752	+
753	+	// MacOS 8.6 serial drivers on startup (with DR Cache and OldWorld ROM)
754	+	else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(16) == 0xf3012002 \|\| cpu->gpr(16) == 0xf3012000))
755	+	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
756	+	else if ((pc - DR_CACHE_BASE) < DR_CACHE_SIZE && (cpu->gpr(20) == 0xf3012002 \|\| cpu->gpr(20) == 0xf3012000))
757	+	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
758	+
759	+	// Ignore writes to the zero page
760	+	else if ((uint32)(addr - SheepMem::ZeroPage()) < (uint32)SheepMem::PageSize())
761	+	return SIGSEGV_RETURN_SKIP_INSTRUCTION;
762
763		// Ignore all other faults, if requested
764		if (PrefsFindBool("ignoresegv"))
#	Line 604 \| Line 768 \| static sigsegv_return_t sigsegv_handler(
768		#error "FIXME: You don't have the capability to skip instruction within signal handlers"
769		#endif
770
771	<	printf("SIGSEGV\n");
772	<	printf(" pc %p\n", fault_instruction);
773	<	printf(" ea %p\n", fault_address);
610	<	printf(" cpu %s\n", current_cpu == main_cpu ? "main" : "interrupts");
771	>	fprintf(stderr, "SIGSEGV\n");
772	>	fprintf(stderr, " pc %p\n", fault_instruction);
773	>	fprintf(stderr, " ea %p\n", fault_address);
774		dump_registers();
775	<	current_cpu->dump_log();
775	>	ppc_cpu->dump_log();
776		enter_mon();
777		QuitEmulator();
778
#	Line 618 \| Line 781 \| static sigsegv_return_t sigsegv_handler(
781
782		void init_emul_ppc(void)
783		{
784	+	// Get pointer to KernelData in host address space
785	+	kernel_data = (KernelData *)Mac2HostAddr(KERNEL_DATA_BASE);
786	+
787		// Initialize main CPU emulator
788	<	main_cpu = new sheepshaver_cpu();
789	<	main_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000));
788	>	ppc_cpu = new sheepshaver_cpu();
789	>	ppc_cpu->set_register(powerpc_registers::GPR(3), any_register((uint32)ROM_BASE + 0x30d000));
790	>	ppc_cpu->set_register(powerpc_registers::GPR(4), any_register(KernelDataAddr + 0x1000));
791		WriteMacInt32(XLM_RUN_MODE, MODE_68K);
792
626	–	#if MULTICORE_CPU
627	–	// Initialize alternate CPU emulator to handle interrupts
628	–	interrupt_cpu = new sheepshaver_cpu();
629	–	#endif
630	–
631	–	// Install the handler for SIGSEGV
632	–	sigsegv_install_handler(sigsegv_handler);
633	–
793		#if ENABLE_MON
794		// Install "regs" command in cxmon
795		mon_add_command("regs", dump_registers, "regs Dump PowerPC registers\n");
#	Line 656 \| Line 815 \| void exit_emul_ppc(void)
815		printf("Total emulation time : %.1f sec\n", double(emul_time) / double(CLOCKS_PER_SEC));
816		printf("Total interrupt count: %d (%2.1f Hz)\n", interrupt_count,
817		(double(interrupt_count) * CLOCKS_PER_SEC) / double(emul_time));
818	+	printf("Total ppc interrupt count: %d (%2.1f %%)\n", ppc_interrupt_count,
819	+	(double(ppc_interrupt_count) * 100.0) / double(interrupt_count));
820
821		#define PRINT_STATS(LABEL, VAR_PREFIX) do { \
822		printf("Total " LABEL " count : %d\n", VAR_PREFIX##_count); \
#	Line 672 \| Line 833 \| void exit_emul_ppc(void)
833		printf("\n");
834		#endif
835
836	<	delete main_cpu;
837	<	#if MULTICORE_CPU
677	<	delete interrupt_cpu;
678	<	#endif
836	>	delete ppc_cpu;
837	>	ppc_cpu = NULL;
838		}
839
840	+	#if PPC_ENABLE_JIT && PPC_REENTRANT_JIT
841	+	// Initialize EmulOp trampolines
842	+	void init_emul_op_trampolines(basic_dyngen & dg)
843	+	{
844	+	typedef void (*func_t)(dyngen_cpu_base, uint32);
845	+	func_t func;
846	+
847	+	// EmulOp
848	+	emul_op_trampoline = dg.gen_start();
849	+	func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_emul_op).ptr();
850	+	dg.gen_invoke_CPU_T0(func);
851	+	dg.gen_exec_return();
852	+	dg.gen_end();
853	+
854	+	// NativeOp
855	+	native_op_trampoline = dg.gen_start();
856	+	func = (func_t)nv_mem_fun(&sheepshaver_cpu::execute_native_op).ptr();
857	+	dg.gen_invoke_CPU_T0(func);
858	+	dg.gen_exec_return();
859	+	dg.gen_end();
860	+
861	+	D(bug("EmulOp trampoline: %p\n", emul_op_trampoline));
862	+	D(bug("NativeOp trampoline: %p\n", native_op_trampoline));
863	+	}
864	+	#endif
865	+
866		/*
867		* Emulation loop
868		*/
869
870		void emul_ppc(uint32 entry)
871		{
872	<	current_cpu = main_cpu;
873	<	#if DEBUG
689	<	current_cpu->start_log();
872	>	#if 0
873	>	ppc_cpu->start_log();
874		#endif
875		// start emulation loop and enable code translation or caching
876	<	current_cpu->execute(entry);
876	>	ppc_cpu->execute(entry);
877		}
878
879		/*
880		* Handle PowerPC interrupt
881		*/
882
699	–	#if ASYNC_IRQ
700	–	void HandleInterrupt(void)
701	–	{
702	–	main_cpu->handle_interrupt();
703	–	}
704	–	#else
883		void TriggerInterrupt(void)
884		{
885	+	idle_resume();
886		#if 0
887		WriteMacInt32(0x16a, ReadMacInt32(0x16a) + 1);
888		#else
889		// Trigger interrupt to main cpu only
890	<	if (main_cpu)
891	<	main_cpu->trigger_interrupt();
890	>	if (ppc_cpu)
891	>	ppc_cpu->trigger_interrupt();
892		#endif
893		}
715	–	#endif
894
895	<	void sheepshaver_cpu::handle_interrupt(void)
895	>	void HandleInterrupt(powerpc_registers *r)
896		{
897	<	// Do nothing if interrupts are disabled
898	<	if ((int32 )XLM_IRQ_NEST > 0)
899	<	return;
897	>	#ifdef USE_SDL_VIDEO
898	>	// We must fill in the events queue in the same thread that did call SDL_SetVideoMode()
899	>	SDL_PumpEvents();
900	>	#endif
901
902	<	// Do nothing if there is no interrupt pending
903	<	if (InterruptFlags == 0)
902	>	// Do nothing if interrupts are disabled
903	>	if (int32(ReadMacInt32(XLM_IRQ_NEST)) > 0)
904		return;
905
906	<	// Disable MacOS stack sniffer
907	<	WriteMacInt32(0x110, 0);
906	>	// Update interrupt count
907	>	#if EMUL_TIME_STATS
908	>	interrupt_count++;
909	>	#endif
910
911		// Interrupt action depends on current run mode
912		switch (ReadMacInt32(XLM_RUN_MODE)) {
913		case MODE_68K:
914		// 68k emulator active, trigger 68k interrupt level 1
734	–	assert(current_cpu == main_cpu);
915		WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
916	<	set_cr(get_cr() \| tswap32(kernel_data->v[0x674 >> 2]));
916	>	r->cr.set(r->cr.get() \| tswap32(kernel_data->v[0x674 >> 2]));
917		break;
918
919		#if INTERRUPTS_IN_NATIVE_MODE
920		case MODE_NATIVE:
921		// 68k emulator inactive, in nanokernel?
922	<	assert(current_cpu == main_cpu);
923	<	if (gpr(1) != KernelDataAddr) {
922	>	if (r->gpr[1] != KernelDataAddr) {
923	>
924		// Prepare for 68k interrupt level 1
925		WriteMacInt16(tswap32(kernel_data->v[0x67c >> 2]), 1);
926		WriteMacInt32(tswap32(kernel_data->v[0x658 >> 2]) + 0xdc,
#	Line 749 \| Line 929 \| void sheepshaver_cpu::handle_interrupt(v
929
930		// Execute nanokernel interrupt routine (this will activate the 68k emulator)
931		DisableInterrupt();
752	–	cpu_push(interrupt_cpu);
932		if (ROMType == ROMTYPE_NEWWORLD)
933	<	current_cpu->interrupt(ROM_BASE + 0x312b1c);
933	>	ppc_cpu->interrupt(ROM_BASE + 0x312b1c);
934		else
935	<	current_cpu->interrupt(ROM_BASE + 0x312a3c);
757	<	cpu_pop();
935	>	ppc_cpu->interrupt(ROM_BASE + 0x312a3c);
936		}
937		break;
938		#endif
#	Line 763 \| Line 941 \| void sheepshaver_cpu::handle_interrupt(v
941		case MODE_EMUL_OP:
942		// 68k emulator active, within EMUL_OP routine, execute 68k interrupt routine directly when interrupt level is 0
943		if ((ReadMacInt32(XLM_68K_R25) & 7) == 0) {
944	+	#if EMUL_TIME_STATS
945	+	const clock_t interrupt_start = clock();
946	+	#endif
947		#if 1
948		// Execute full 68k interrupt routine
949		M68kRegisters r;
950		uint32 old_r25 = ReadMacInt32(XLM_68K_R25); // Save interrupt level
951		WriteMacInt32(XLM_68K_R25, 0x21); // Execute with interrupt level 1
952	<	static const uint8 proc[] = {
952	>	static const uint8 proc_template[] = {
953		0x3f, 0x3c, 0x00, 0x00, // move.w #$0000,-(sp) (fake format word)
954		0x48, 0x7a, 0x00, 0x0a, // pea @1(pc) (return address)
955		0x40, 0xe7, // move sr,-(sp) (saved SR)
#	Line 776 \| Line 957 \| void sheepshaver_cpu::handle_interrupt(v
957		0x4e, 0xd0, // jmp (a0)
958		M68K_RTS >> 8, M68K_RTS & 0xff // @1
959		};
960	<	Execute68k((uint32)proc, &r);
960	>	BUILD_SHEEPSHAVER_PROCEDURE(proc);
961	>	Execute68k(proc, &r);
962		WriteMacInt32(XLM_68K_R25, old_r25); // Restore interrupt level
963		#else
964		// Only update cursor
#	Line 784 \| Line 966 \| void sheepshaver_cpu::handle_interrupt(v
966		if (InterruptFlags & INTFLAG_VIA) {
967		ClearInterruptFlag(INTFLAG_VIA);
968		ADBInterrupt();
969	<	ExecutePPC(VideoVBL);
969	>	ExecuteNative(NATIVE_VIDEO_VBL);
970		}
971		}
972		#endif
973	+	#if EMUL_TIME_STATS
974	+	interrupt_time += (clock() - interrupt_start);
975	+	#endif
976		}
977		break;
978		#endif
979		}
980		}
981
982	<	static void get_resource(void);
983	<	static void get_1_resource(void);
799	<	static void get_ind_resource(void);
800	<	static void get_1_ind_resource(void);
801	<	static void r_get_resource(void);
802	<
803	<	#define GPR(REG) current_cpu->gpr(REG)
804	<
805	<	static void NativeOp(int selector)
982	>	// Execute NATIVE_OP routine
983	>	void sheepshaver_cpu::execute_native_op(uint32 selector)
984		{
985		#if EMUL_TIME_STATS
986		native_exec_count++;
#	Line 820 \| Line 998 \| static void NativeOp(int selector)
998		VideoVBL();
999		break;
1000		case NATIVE_VIDEO_DO_DRIVER_IO:
1001	<	GPR(3) = (int32)(int16)VideoDoDriverIO((void )GPR(3), (void )GPR(4),
1002	<	(void *)GPR(5), GPR(6), GPR(7));
1001	>	gpr(3) = (int32)(int16)VideoDoDriverIO(gpr(3), gpr(4), gpr(5), gpr(6), gpr(7));
1002	>	break;
1003	>	case NATIVE_ETHER_AO_GET_HWADDR:
1004	>	AO_get_ethernet_address(gpr(3));
1005	>	break;
1006	>	case NATIVE_ETHER_AO_ADD_MULTI:
1007	>	AO_enable_multicast(gpr(3));
1008	>	break;
1009	>	case NATIVE_ETHER_AO_DEL_MULTI:
1010	>	AO_disable_multicast(gpr(3));
1011	>	break;
1012	>	case NATIVE_ETHER_AO_SEND_PACKET:
1013	>	AO_transmit_packet(gpr(3));
1014		break;
826	–	#ifdef WORDS_BIGENDIAN
1015		case NATIVE_ETHER_IRQ:
1016		EtherIRQ();
1017		break;
1018		case NATIVE_ETHER_INIT:
1019	<	GPR(3) = InitStreamModule((void *)GPR(3));
1019	>	gpr(3) = InitStreamModule((void *)gpr(3));
1020		break;
1021		case NATIVE_ETHER_TERM:
1022		TerminateStreamModule();
1023		break;
1024		case NATIVE_ETHER_OPEN:
1025	<	GPR(3) = ether_open((queue_t )GPR(3), (void )GPR(4), GPR(5), GPR(6), (void*)GPR(7));
1025	>	gpr(3) = ether_open((queue_t )gpr(3), (void )gpr(4), gpr(5), gpr(6), (void*)gpr(7));
1026		break;
1027		case NATIVE_ETHER_CLOSE:
1028	<	GPR(3) = ether_close((queue_t )GPR(3), GPR(4), (void )GPR(5));
1028	>	gpr(3) = ether_close((queue_t )gpr(3), gpr(4), (void )gpr(5));
1029		break;
1030		case NATIVE_ETHER_WPUT:
1031	<	GPR(3) = ether_wput((queue_t )GPR(3), (mblk_t )GPR(4));
1031	>	gpr(3) = ether_wput((queue_t )gpr(3), (mblk_t )gpr(4));
1032		break;
1033		case NATIVE_ETHER_RSRV:
1034	<	GPR(3) = ether_rsrv((queue_t *)GPR(3));
1034	>	gpr(3) = ether_rsrv((queue_t *)gpr(3));
1035		break;
1036	<	#else
1037	<	case NATIVE_ETHER_INIT:
1038	<	// FIXME: needs more complicated thunks
1039	<	GPR(3) = false;
1036	>	case NATIVE_SYNC_HOOK:
1037	>	gpr(3) = NQD_sync_hook(gpr(3));
1038	>	break;
1039	>	case NATIVE_BITBLT_HOOK:
1040	>	gpr(3) = NQD_bitblt_hook(gpr(3));
1041	>	break;
1042	>	case NATIVE_BITBLT:
1043	>	NQD_bitblt(gpr(3));
1044	>	break;
1045	>	case NATIVE_FILLRECT_HOOK:
1046	>	gpr(3) = NQD_fillrect_hook(gpr(3));
1047	>	break;
1048	>	case NATIVE_INVRECT:
1049	>	NQD_invrect(gpr(3));
1050	>	break;
1051	>	case NATIVE_FILLRECT:
1052	>	NQD_fillrect(gpr(3));
1053		break;
853	–	#endif
1054		case NATIVE_SERIAL_NOTHING:
1055		case NATIVE_SERIAL_OPEN:
1056		case NATIVE_SERIAL_PRIME_IN:
#	Line 868 \| Line 1068 \| static void NativeOp(int selector)
1068		SerialStatus,
1069		SerialClose
1070		};
1071	<	GPR(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](GPR(3), GPR(4));
1071	>	gpr(3) = serial_callbacks[selector - NATIVE_SERIAL_NOTHING](gpr(3), gpr(4));
1072		break;
1073		}
1074		case NATIVE_GET_RESOURCE:
1075	+	get_resource(ReadMacInt32(XLM_GET_RESOURCE));
1076	+	break;
1077		case NATIVE_GET_1_RESOURCE:
1078	+	get_resource(ReadMacInt32(XLM_GET_1_RESOURCE));
1079	+	break;
1080		case NATIVE_GET_IND_RESOURCE:
1081	<	case NATIVE_GET_1_IND_RESOURCE:
878	<	case NATIVE_R_GET_RESOURCE: {
879	<	typedef void (*GetResourceCallback)(void);
880	<	static const GetResourceCallback get_resource_callbacks[] = {
881	<	get_resource,
882	<	get_1_resource,
883	<	get_ind_resource,
884	<	get_1_ind_resource,
885	<	r_get_resource
886	<	};
887	<	get_resource_callbacks[selector - NATIVE_GET_RESOURCE]();
1081	>	get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE));
1082		break;
1083	<	}
1084	<	case NATIVE_DISABLE_INTERRUPT:
891	<	DisableInterrupt();
1083	>	case NATIVE_GET_1_IND_RESOURCE:
1084	>	get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE));
1085		break;
1086	<	case NATIVE_ENABLE_INTERRUPT:
1087	<	EnableInterrupt();
1086	>	case NATIVE_R_GET_RESOURCE:
1087	>	get_resource(ReadMacInt32(XLM_R_GET_RESOURCE));
1088		break;
1089		case NATIVE_MAKE_EXECUTABLE:
1090	<	MakeExecutable(0, (void *)GPR(4), GPR(5));
1090	>	MakeExecutable(0, gpr(4), gpr(5));
1091	>	break;
1092	>	case NATIVE_CHECK_LOAD_INVOC:
1093	>	check_load_invoc(gpr(3), gpr(4), gpr(5));
1094	>	break;
1095	>	case NATIVE_NAMED_CHECK_LOAD_INVOC:
1096	>	named_check_load_invoc(gpr(3), gpr(4), gpr(5));
1097		break;
1098		default:
1099		printf("FATAL: NATIVE_OP called with bogus selector %d\n", selector);
#	Line 908 \| Line 1107 \| static void NativeOp(int selector)
1107		}
1108
1109		/*
911	–	* Execute native subroutine (LR must contain return address)
912	–	*/
913	–
914	–	void ExecuteNative(int selector)
915	–	{
916	–	SheepRoutineDescriptor desc(0, NativeTVECT(selector));
917	–	M68kRegisters r;
918	–	Execute68k(desc.addr(), &r);
919	–	}
920	–
921	–	/*
1110		* Execute 68k subroutine (must be ended with EXEC_RETURN)
1111		* This must only be called by the emul_thread when in EMUL_OP mode
1112		* r->a[7] is unused, the routine runs on the caller's stack
#	Line 926 \| Line 1114 \| void ExecuteNative(int selector)
1114
1115		void Execute68k(uint32 pc, M68kRegisters *r)
1116		{
1117	<	current_cpu->execute_68k(pc, r);
1117	>	ppc_cpu->execute_68k(pc, r);
1118		}
1119
1120		/*
#	Line 949 \| Line 1137 \| void Execute68kTrap(uint16 trap, M68kReg
1137
1138		uint32 call_macos(uint32 tvect)
1139		{
1140	<	return current_cpu->execute_macos_code(tvect, 0, NULL);
1140	>	return ppc_cpu->execute_macos_code(tvect, 0, NULL);
1141		}
1142
1143		uint32 call_macos1(uint32 tvect, uint32 arg1)
1144		{
1145		const uint32 args[] = { arg1 };
1146	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1146	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1147		}
1148
1149		uint32 call_macos2(uint32 tvect, uint32 arg1, uint32 arg2)
1150		{
1151		const uint32 args[] = { arg1, arg2 };
1152	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1152	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1153		}
1154
1155		uint32 call_macos3(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3)
1156		{
1157		const uint32 args[] = { arg1, arg2, arg3 };
1158	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1158	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1159		}
1160
1161		uint32 call_macos4(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4)
1162		{
1163		const uint32 args[] = { arg1, arg2, arg3, arg4 };
1164	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1164	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1165		}
1166
1167		uint32 call_macos5(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5)
1168		{
1169		const uint32 args[] = { arg1, arg2, arg3, arg4, arg5 };
1170	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1170	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1171		}
1172
1173		uint32 call_macos6(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6)
1174		{
1175		const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6 };
1176	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1176	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1177		}
1178
1179		uint32 call_macos7(uint32 tvect, uint32 arg1, uint32 arg2, uint32 arg3, uint32 arg4, uint32 arg5, uint32 arg6, uint32 arg7)
1180		{
1181		const uint32 args[] = { arg1, arg2, arg3, arg4, arg5, arg6, arg7 };
1182	<	return current_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
995	<	}
996	<
997	<	/*
998	<	* Resource Manager thunks
999	<	*/
1000	<
1001	<	void get_resource(void)
1002	<	{
1003	<	current_cpu->get_resource(ReadMacInt32(XLM_GET_RESOURCE));
1004	<	}
1005	<
1006	<	void get_1_resource(void)
1007	<	{
1008	<	current_cpu->get_resource(ReadMacInt32(XLM_GET_1_RESOURCE));
1009	<	}
1010	<
1011	<	void get_ind_resource(void)
1012	<	{
1013	<	current_cpu->get_resource(ReadMacInt32(XLM_GET_IND_RESOURCE));
1014	<	}
1015	<
1016	<	void get_1_ind_resource(void)
1017	<	{
1018	<	current_cpu->get_resource(ReadMacInt32(XLM_GET_1_IND_RESOURCE));
1019	<	}
1020	<
1021	<	void r_get_resource(void)
1022	<	{
1023	<	current_cpu->get_resource(ReadMacInt32(XLM_R_GET_RESOURCE));
1182	>	return ppc_cpu->execute_macos_code(tvect, sizeof(args)/sizeof(args[0]), args);
1183		}

Diff Legend

-–
+Removed lines
-+
+Added lines
-<
+Changed lines
->
+Changed lines

Comparing SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp (file contents): Revision 1.21 by gbeauche, 2003-12-04T17:26:38Z vs. Revision 1.68 by gbeauche, 2006-05-03T21:45:14Z

Diff Legend

Comparing SheepShaver/src/kpx_cpu/sheepshaver_glue.cpp (file contents):
Revision 1.21 by gbeauche, 2003-12-04T17:26:38Z vs.
Revision 1.68 by gbeauche, 2006-05-03T21:45:14Z