ViewVC Help
View File | Revision Log | Show Annotations | Revision Graph | Root Listing
root/cebix/SheepShaver/src/include/cpu_emulation.h
Revision 1.17 - (view) (annotate) - [select for diffs]
2009-08-18T18:26:11Z (15 years, 3 months ago) by asvitkine
Branch: MAIN
CVS Tags: HEAD
Changes since 1.16: +2 -2 lines
Diff to previous 1.16
[Michael Schmitt]
Attached is a patch to SheepShaver to fix memory allocation problems when OS X 10.5 is the host. It also relaxes the 512 MB RAM limit on OS X hosts.


Problem
-------
Some users have been unable to run SheepShaver on OS X 10.5 (Leopard) hosts. The symptom is error "ERROR: Cannot map RAM: File already exists".

SheepShaver allocates RAM at fixed addresses. If it is running in "Real" addressing mode, and can't allocate at address 0, then it was hard-coded to allocate the RAM area at 0x20000000. The ROM area as allocated at 0x40800000.

The normal configuration is for SheepShaver to run under SDL, which is a Cocoa wrapper. By the time SheepShaver does its memory allocations, the Cocoa application has already started. The result is the SheepShaver memory address space already contains libraries, fonts, Input Managers, and IOKit areas.

On Leopard hosts these areas can land on the same addresses SheepShaver needs, so SheepShaver's memory allocation fails.


Solution
--------
The approach is to change SheepShaver (on Unix & OS X hosts) to allocate the RAM area anywhere it can find the space, rather than at a fixed address.

This could result in the RAM allocated higher than the ROM area, which causes a crash. To prevent this from occurring, the RAM and ROM areas are allocated contiguously.

Previously the ROM starting address was a constant ROM_BASE, which was used throughout the source files. The ROM start address is now a variable ROMBase. ROMBase is allocated and set by main_*.cpp just like RAMBase.

A side-effect of this change is that it lifts the 512 MB RAM limit for OS X hosts. The limit was because the fixed RAM and ROM addresses were such that the RAM could only be 512 MB before it overlapped the ROM area.


Impact
------
The change to make ROMBase a variable is throughout all hosts & addressing modes.

The RAM and ROM areas will only shift when run on Unix & OS X hosts, otherwise the same fixed allocation address is used as before.

This change is limited to "Real" addressing mode. Unlike Basilisk II, SheepShaver *pre-calculates* the offset for "Direct" addressing mode; the offset is compiled into the program. If the RAM address were allowed to shift, it could result in the RAM area wrapping around address 0.


Changes to main_unix.cpp
------------------------
1. Real addressing mode no longer defines a RAM_BASE constant.

2. The base address of the Mac ROM (ROMBase) is defined and exported by this program.

3. Memory management helper vm_mac_acquire is renamed to vm_mac_acquire_fixed. Added a new memory management helper vm_mac_acquire, which allocates memory at any address.

4. Changed and rearranged the allocation of RAM and ROM areas.

Before it worked like this:

  - Allocate ROM area
  - If can, attempt to allocate RAM at address zero
  - If RAM not allocated at 0, allocate at fixed address

We still want to try allocating the RAM at zero, and if using DIRECT addressing we're still going to use the fixed addresses. So we don't know where the ROM should be until after we do the RAM. The new logic is:

  - If can, attempt to allocate RAM at address zero
  - If RAM not allocated at 0
      if REAL addressing
         allocate RAM and ROM together. The ROM address is aligned to a 1 MB boundary
      else (direct addressing)
         allocate RAM at fixed address
  - If ROM hasn't been allocated yet, allocate at fixed address

5. Calculate ROMBase and ROMBaseHost based on where the ROM was loaded.

6. There is a crash if the RAM is allocated too high. To try and catch this, check if it was allocated higher than the kernel data address.

7. Change subsequent code from using constant ROM_BASE to variable ROMBase.


Changes to Other Programs
-------------------------
emul_op.cpp, main.cpp, name_registery.cpp, rom_patches.cpp, rsrc_patches.cpp, emul_ppc.cpp, sheepshaver_glue.cpp, ppc-translate-cpp:
Change from constant ROM_BASE to variable ROMBase.

ppc_asm.S: It was setting register to a hard-coded literal address: 0x40b0d000. Changed to set it to ROMBase + 0x30d000.

ppc_asm.tmpl: It defined a macro ASM_LO16 but it assumed that the macro would always be used with operands that included a register specification. This is not true. Moved the register specification from the macro to the macro invocations.

main_beos.cpp, main_windows.cpp: Since the subprograms are all expecting a variable ROMBase, all the main_*.cpp pgrams have to define and export it. The ROM_BASE constant is moved here for consistency. The mains for beos and windows just allocate the ROM at the same fixed address as before, set ROMBaseHost and ROMBase to that address, and then use ROMBase for the subsequent code.

cpu_emulation.h: removed ROM_BASE constant. This value is moved to the main_*.cpp modules, to be consistent with RAM_BASE.

user_strings_unix.cpp, user_strings_unix.h: Added new error messages related to errors that occur when the RAM and ROM are allocated anywhere.

Revision 1.16 - (view) (annotate) - [select for diffs]
2008-01-01T09:47:39Z (16 years, 11 months ago) by gbeauche
Branch: MAIN
Changes since 1.15: +1 -1 lines
Diff to previous 1.15
Happy New Year!

Revision 1.15 - (view) (annotate) - [select for diffs]
2005-01-30T21:48:21Z (19 years, 10 months ago) by gbeauche
Branch: MAIN
Changes since 1.14: +1 -1 lines
Diff to previous 1.14
Happy New Year 2005!

Revision 1.14 - (view) (annotate) - [select for diffs]
2004-11-13T14:09:16Z (20 years ago) by gbeauche
Branch: MAIN
Changes since 1.13: +2 -0 lines
Diff to previous 1.13
Implement Direct Addressing mode similarly to Basilisk II. This is to get
SheepShaver working on OSes that don't support maipping of Low Memory globals
at 0x00000000, e.g. Windows.

Revision 1.13 - (view) (annotate) - [select for diffs]
2004-06-24T15:34:59Z (20 years, 5 months ago) by gbeauche
Branch: MAIN
Changes since 1.12: +2 -0 lines
Diff to previous 1.12
Provide Host2MacAddr(), which returns address in Mac address space.

Revision 1.12 - (view) (annotate) - [select for diffs]
2004-05-31T09:04:44Z (20 years, 6 months ago) by gbeauche
Branch: MAIN
Changes since 1.11: +2 -0 lines
Diff to previous 1.11
Enable Apple DR emulator from NewWorld ROMs only.

Revision 1.11 - (view) (annotate) - [select for diffs]
2004-01-24T11:28:05Z (20 years, 10 months ago) by gbeauche
Branch: MAIN
Changes since 1.10: +9 -0 lines
Diff to previous 1.10
Generate PowerPC code wrapping GetResource() replacements. That way, it's
a normal PPC function invocation that can be JIT compiled to native code
instead of nesting execute() calls which may lead to use the interpreter
(this took around 11% of total execution time on boot, downto 3%).

Also, optimize some SheepShaver EmulOps and actually report non-CTI.

Revision 1.10 - (view) (annotate) - [select for diffs]
2004-01-12T15:37:23Z (20 years, 10 months ago) by cebix
Branch: MAIN
Changes since 1.9: +1 -1 lines
Diff to previous 1.9
Happy New Year! :)

Revision 1.9 - (view) (annotate) - [select for diffs]
2004-01-10T08:46:57Z (20 years, 10 months ago) by gbeauche
Branch: MAIN
Changes since 1.8: +7 -0 lines
Diff to previous 1.8
Make sure 68k procedures are stored on 16-bit word boundaries.

Revision 1.8 - (view) (annotate) - [select for diffs]
2003-12-04T23:37:37Z (21 years ago) by gbeauche
Branch: MAIN
Changes since 1.7: +1 -3 lines
Diff to previous 1.7
Use a unique ExecuteNative() interface in any case, i.e. native & emulated

Revision 1.7 - (view) (annotate) - [select for diffs]
2003-12-04T17:26:38Z (21 years ago) by gbeauche
Branch: MAIN
Changes since 1.6: +9 -14 lines
Diff to previous 1.6
Add new thunking system for 64-bit fixes.

Revision 1.6 - (view) (annotate) - [select for diffs]
2003-12-03T15:06:09Z (21 years ago) by gbeauche
Branch: MAIN
Changes since 1.5: +17 -9 lines
Diff to previous 1.5
Use "cpu/vm.hpp" if EMULATED_PPC, so that target optimized functions are
used to match alignment/endianess needs.

Revision 1.5 - (view) (annotate) - [select for diffs]
2003-10-12T05:44:13Z (21 years, 1 month ago) by gbeauche
Branch: MAIN
Changes since 1.4: +1 -0 lines
Diff to previous 1.4
- Handle MakeExecutable() replacement
- Disable predecode cache in CVS for now
- Fix flight recorder ordering in predecode cache mode

Revision 1.4 - (view) (annotate) - [select for diffs]
2003-09-29T15:46:08Z (21 years, 2 months ago) by gbeauche
Branch: MAIN
Changes since 1.3: +22 -0 lines
Diff to previous 1.3
- Share EmulatorData & KernelData struct definitions
- Introduce new SheepShaver data area for alternate stacks, thunks, etc.
- Experimental asynchronous interrupts handling. This improves performance
  by 30% but some (rare) lockups may occur. To be debugged!

Revision 1.3 - (view) (annotate) - [select for diffs]
2003-09-28T21:20:36Z (21 years, 2 months ago) by gbeauche
Branch: MAIN
Changes since 1.2: +0 -1 lines
Diff to previous 1.2
Disable SIGUSR2 handler in EMULATED_PPC mode for now

Revision 1.2 - (view) (annotate) - [select for diffs]
2003-09-07T14:33:54Z (21 years, 2 months ago) by gbeauche
Branch: MAIN
Changes since 1.1: +6 -1 lines
Diff to previous 1.1
- Integrate new NativeOp instructions to be used as trampolines to call
  native functions from ppc code.
- Little endian fixes in emul_op.cpp
- Add new 'gpch' 750 patch to workaround crash with MacOS 8.6
- Don't crash in Process Manager on reset/shutdown with MacOS 8.6
- We also have an experimental interrupt thread in emulation mode

Revision 1.1.1.1 - (view) (annotate) - [select for diffs] (vendor branch)
2002-02-04T16:58:13Z (22 years, 10 months ago) by cebix
Branch: cebix
CVS Tags: start
Changes since 1.1: +0 -0 lines
Diff to previous 1.1 , to next main 1.17
Imported sources

Revision 1.1 - (view) (annotate) - [select for diffs]
2002-02-04T16:58:13Z (22 years, 10 months ago) by cebix
Branch: MAIN
Branch point for: cebix
Initial revision

Convenience Links

Links to HEAD: (view) (annotate)

Compare Revisions

This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, select a symbolic revision name using the selection box, or choose 'Use Text Field' and enter a numeric revision.

  Diffs between and
  Type of Diff should be a