ViewVC Help
View File | Revision Log | Show Annotations | Revision Graph | Root Listing
root/cebix/BasiliskII/src/rom_patches.cpp
(Generate patch)

Comparing BasiliskII/src/rom_patches.cpp (file contents):
Revision 1.18 by cebix, 2000-10-09T17:45:58Z vs.
Revision 1.23 by cebix, 2004-01-12T15:29:22Z

# Line 1 | Line 1
1   /*
2   *  rom_patches.cpp - ROM patches
3   *
4 < *  Basilisk II (C) 1997-2000 Christian Bauer
4 > *  Basilisk II (C) 1997-2004 Christian Bauer
5   *
6   *  This program is free software; you can redistribute it and/or modify
7   *  it under the terms of the GNU General Public License as published by
# Line 43 | Line 43 | uint32 UniversalInfo;          // ROM offset of
43   uint32 PutScrapPatch;           // Mac address of PutScrap() patch
44   uint32 ROMBreakpoint = 0;       // ROM offset of breakpoint (0 = disabled, 0x2310 = CritError)
45   bool PrintROMInfo = false;      // Flag: print ROM information in PatchROM()
46 + bool PatchHWBases = true;       // Flag: patch hardware base addresses
47  
48   static uint32 sony_offset;              // ROM offset of .Sony driver
49   static uint32 serd_offset;              // ROM offset of SERD resource (serial drivers)
# Line 52 | Line 53 | static uint32 debugutil_offset;                // ROM
53   // Prototypes
54   uint16 ROMVersion;
55  
55
56   /*
57 < *      Convenience functions for retrieving a particular 16-bit word from
58 < *      a 32-bit word value.
59 < *      
60 < *      gb-- probably put those elsewhere...
57 > *  Macros used to extract one of the 16-bit words from a 32-bit word value
58   */
59  
60   #define HiWord(X) (((X) >> 16) & 0xffff)
# Line 1001 | Line 998 | static bool patch_rom_classic(void)
998          *wp++ = htons(M68K_NOP);
999          *wp = htons(M68K_NOP);
1000  
1001 <        wp = (uint16 *)(ROMBaseHost + 0x2be8);  // 60Hz handler (handles everything)
1001 >        wp = (uint16 *)(ROMBaseHost + 0x2be4);  // 60Hz handler (handles everything)
1002 >        *wp++ = htons(M68K_NOP);
1003 >        *wp++ = htons(M68K_NOP);
1004          *wp++ = htons(M68K_EMUL_OP_IRQ);
1005          *wp++ = htons(0x4a80);          // tst.l        d0
1006          *wp = htons(0x67f4);            // beq          0x402be2
# Line 1032 | Line 1031 | static bool patch_rom_32(void)
1031          bp = ROMBaseHost + UniversalInfo + 18;          // productKind
1032          *bp = PrefsFindInt32("modelid");
1033  
1034 + #if !ROM_IS_WRITE_PROTECTED
1035 + #if defined(USE_SCRATCHMEM_SUBTERFUGE)
1036 +        // Set hardware base addresses to scratch memory area
1037 +        if (PatchHWBases) {
1038 +                extern uint8 *ScratchMem;
1039 +                const uint32 ScratchMemBase = Host2MacAddr(ScratchMem);
1040 +                
1041 +                D(bug("LMGlob\tOfs/4\tBase\n"));
1042 +                base = ROMBaseMac + UniversalInfo + ReadMacInt32(ROMBaseMac + UniversalInfo); // decoderInfoPtr
1043 +                wp = (uint16 *)(ROMBaseHost + 0x94a);
1044 +                while (*wp != 0xffff) {
1045 +                        int16 ofs = ntohs(*wp++);                       // offset in decoderInfo (/4)
1046 +                        int16 lmg = ntohs(*wp++);                       // address of LowMem global
1047 +                        D(bug("0x%04x\t%d\t0x%08x\n", lmg, ofs, ReadMacInt32(base + ofs*4)));
1048 +                        
1049 +                        // Fake address only if this is not the ASC base
1050 +                        if (lmg != 0xcc0)
1051 +                                WriteMacInt32(base + ofs*4, ScratchMemBase);
1052 +                }
1053 +        }
1054 + #else
1055 + #error System specific handling for writable ROM is required here
1056 + #endif
1057 + #endif
1058 +
1059          // Make FPU optional
1060          if (FPUType == 0) {
1061                  bp = ROMBaseHost + UniversalInfo + 22;  // defaultRSRCs
# Line 1614 | Line 1638 | static bool patch_rom_32(void)
1638          *wp++ = htons(M68K_NOP);
1639          *wp = htons(M68K_NOP);
1640  
1641 <        wp = (uint16 *)(ROMBaseHost + 0xa29a);  // 60Hz handler (handles everything)
1641 >        wp = (uint16 *)(ROMBaseHost + 0xa296);  // 60Hz handler (handles everything)
1642 >        *wp++ = htons(M68K_NOP);
1643 >        *wp++ = htons(M68K_NOP);
1644          *wp++ = htons(M68K_EMUL_OP_IRQ);
1645          *wp++ = htons(0x4a80);          // tst.l        d0
1646          *wp = htons(0x67f4);            // beq          0x4080a294

Diff Legend

Removed lines
+ Added lines
< Changed lines
> Changed lines