9 |
|
#ifndef NEWCPU_H |
10 |
|
#define NEWCPU_H |
11 |
|
|
12 |
< |
#define SPCFLAG_STOP 2 |
13 |
< |
#define SPCFLAG_DISK 4 |
14 |
< |
#define SPCFLAG_INT 8 |
15 |
< |
#define SPCFLAG_BRK 16 |
16 |
< |
#define SPCFLAG_EXTRA_CYCLES 32 |
17 |
< |
#define SPCFLAG_TRACE 64 |
18 |
< |
#define SPCFLAG_DOTRACE 128 |
19 |
< |
#define SPCFLAG_DOINT 256 |
20 |
< |
#define SPCFLAG_BLTNASTY 512 |
21 |
< |
#define SPCFLAG_EXEC 1024 |
22 |
< |
#define SPCFLAG_MODE_CHANGE 8192 |
23 |
< |
|
12 |
> |
#include "m68k.h" |
13 |
> |
#include "readcpu.h" |
14 |
> |
#include "spcflags.h" |
15 |
> |
|
16 |
|
extern int areg_byteinc[]; |
17 |
|
extern int imm8_table[]; |
18 |
|
|
26 |
|
|
27 |
|
extern int broken_in; |
28 |
|
|
29 |
< |
typedef void REGPARAM2 cpuop_func (uae_u32) REGPARAM; |
29 |
> |
/* Control flow information */ |
30 |
> |
#define CFLOW_NORMAL 0 |
31 |
> |
#define CFLOW_BRANCH 1 |
32 |
> |
#define CFLOW_JUMP 2 |
33 |
> |
#define CFLOW_TRAP CFLOW_JUMP |
34 |
> |
#define CFLOW_RETURN 3 |
35 |
> |
#define CFLOW_SPCFLAGS 32 /* some spcflags are set */ |
36 |
> |
#define CFLOW_EXEC_RETURN 64 /* must exit from the execution loop */ |
37 |
> |
|
38 |
> |
#define cpuop_rettype void |
39 |
> |
#define cpuop_return(v) do { (v); return; } while (0) |
40 |
> |
|
41 |
> |
#ifdef X86_ASSEMBLY |
42 |
> |
/* This hack seems to force all register saves (pushl %reg) to be moved to the |
43 |
> |
begining of the function, thus making it possible to cpuopti to remove them |
44 |
> |
since m68k_run_1 will save those registers before calling the instruction |
45 |
> |
handler */ |
46 |
> |
# define cpuop_tag(tag) __asm__ __volatile__ ( "#cpuop_" tag ) |
47 |
> |
#else |
48 |
> |
# define cpuop_tag(tag) ; |
49 |
> |
#endif |
50 |
> |
|
51 |
> |
#define cpuop_begin() do { cpuop_tag("begin"); } while (0) |
52 |
> |
#define cpuop_end(cflow) do { cpuop_tag("end"); cpuop_return(cflow); } while (0) |
53 |
|
|
54 |
+ |
typedef cpuop_rettype REGPARAM2 cpuop_func (uae_u32) REGPARAM; |
55 |
+ |
|
56 |
|
struct cputbl { |
57 |
|
cpuop_func *handler; |
58 |
< |
int specific; |
58 |
> |
uae_u16 specific; |
59 |
|
uae_u16 opcode; |
60 |
|
}; |
61 |
|
|
62 |
< |
extern void REGPARAM2 op_illg (uae_u32) REGPARAM; |
62 |
> |
extern cpuop_rettype REGPARAM2 op_illg (uae_u32) REGPARAM; |
63 |
|
|
64 |
|
typedef char flagtype; |
65 |
|
|
66 |
< |
extern struct regstruct |
67 |
< |
{ |
51 |
< |
uae_u32 regs[16]; |
52 |
< |
uaecptr usp,isp,msp; |
53 |
< |
uae_u16 sr; |
54 |
< |
flagtype t1; |
55 |
< |
flagtype t0; |
56 |
< |
flagtype s; |
57 |
< |
flagtype m; |
58 |
< |
flagtype x; |
59 |
< |
flagtype stopped; |
60 |
< |
int intmask; |
61 |
< |
|
62 |
< |
uae_u32 pc; |
63 |
< |
uae_u8 *pc_p; |
64 |
< |
uae_u8 *pc_oldp; |
65 |
< |
|
66 |
< |
uae_u32 vbr,sfc,dfc; |
66 |
> |
struct regstruct { |
67 |
> |
uae_u32 regs[16]; |
68 |
|
|
69 |
< |
double fp[8]; |
70 |
< |
uae_u32 fpcr,fpsr,fpiar; |
69 |
> |
uae_u32 pc; |
70 |
> |
uae_u8 * pc_p; |
71 |
> |
uae_u8 * pc_oldp; |
72 |
> |
|
73 |
> |
spcflags_t spcflags; |
74 |
> |
int intmask; |
75 |
> |
|
76 |
> |
uae_u32 vbr, sfc, dfc; |
77 |
> |
uaecptr usp, isp, msp; |
78 |
> |
uae_u16 sr; |
79 |
> |
flagtype t1; |
80 |
> |
flagtype t0; |
81 |
> |
flagtype s; |
82 |
> |
flagtype m; |
83 |
> |
flagtype x; |
84 |
> |
flagtype stopped; |
85 |
|
|
86 |
< |
uae_u32 spcflags; |
87 |
< |
uae_u32 kick_mask; |
86 |
> |
double fp[8]; |
87 |
> |
uae_u32 fpcr,fpsr,fpiar; |
88 |
|
|
89 |
+ |
#if USE_PREFETCH_BUFFER |
90 |
|
/* Fellow sources say this is 4 longwords. That's impossible. It needs |
91 |
|
* to be at least a longword. The HRM has some cryptic comment about two |
92 |
|
* instructions being on the same longword boundary. |
93 |
|
* The way this is implemented now seems like a good compromise. |
94 |
|
*/ |
95 |
|
uae_u32 prefetch; |
96 |
< |
} regs, lastint_regs; |
96 |
> |
#endif |
97 |
> |
}; |
98 |
> |
|
99 |
> |
extern regstruct regs, lastint_regs; |
100 |
|
|
101 |
|
#define m68k_dreg(r,num) ((r).regs[(num)]) |
102 |
|
#define m68k_areg(r,num) (((r).regs + 8)[(num)]) |
111 |
|
#define GET_OPCODE (get_iword (0)) |
112 |
|
#endif |
113 |
|
|
114 |
+ |
#if USE_PREFETCH_BUFFER |
115 |
|
static __inline__ uae_u32 get_ibyte_prefetch (uae_s32 o) |
116 |
|
{ |
117 |
|
if (o > 3 || o < 0) |
134 |
|
return do_get_mem_long(®s.prefetch); |
135 |
|
return (do_get_mem_word (((uae_u16 *)®s.prefetch) + 1) << 16) | do_get_mem_word ((uae_u16 *)(regs.pc_p + 4)); |
136 |
|
} |
137 |
+ |
#endif |
138 |
|
|
139 |
|
#define m68k_incpc(o) (regs.pc_p += (o)) |
140 |
|
|
187 |
|
return r; |
188 |
|
} |
189 |
|
|
169 |
– |
#if !defined USE_COMPILER |
190 |
|
static __inline__ void m68k_setpc (uaecptr newpc) |
191 |
|
{ |
192 |
|
#if REAL_ADDRESSING || DIRECT_ADDRESSING |
196 |
|
regs.pc = newpc; |
197 |
|
#endif |
198 |
|
} |
179 |
– |
#else |
180 |
– |
extern void m68k_setpc (uaecptr newpc); |
181 |
– |
#endif |
199 |
|
|
200 |
|
static __inline__ uaecptr m68k_getpc (void) |
201 |
|
{ |
206 |
|
#endif |
207 |
|
} |
208 |
|
|
192 |
– |
#ifdef USE_COMPILER |
193 |
– |
extern void m68k_setpc_fast (uaecptr newpc); |
194 |
– |
extern void m68k_setpc_bcc (uaecptr newpc); |
195 |
– |
extern void m68k_setpc_rte (uaecptr newpc); |
196 |
– |
#else |
209 |
|
#define m68k_setpc_fast m68k_setpc |
210 |
|
#define m68k_setpc_bcc m68k_setpc |
211 |
|
#define m68k_setpc_rte m68k_setpc |
200 |
– |
#endif |
212 |
|
|
213 |
|
static __inline__ void m68k_do_rts(void) |
214 |
|
{ |
233 |
|
static __inline__ void m68k_setstopped (int stop) |
234 |
|
{ |
235 |
|
regs.stopped = stop; |
236 |
< |
if (stop) |
237 |
< |
regs.spcflags |= SPCFLAG_STOP; |
236 |
> |
/* A traced STOP instruction drops through immediately without |
237 |
> |
actually stopping. */ |
238 |
> |
if (stop && (regs.spcflags & SPCFLAG_DOTRACE) == 0) |
239 |
> |
SPCFLAGS_SET( SPCFLAG_STOP ); |
240 |
|
} |
241 |
|
|
242 |
|
extern uae_u32 get_disp_ea_020 (uae_u32 base, uae_u32 dp); |
252 |
|
extern int m68k_movec2 (int, uae_u32 *); |
253 |
|
extern void m68k_divl (uae_u32, uae_u32, uae_u16, uaecptr); |
254 |
|
extern void m68k_mull (uae_u32, uae_u32, uae_u16); |
255 |
+ |
extern void m68k_emulop (uae_u32); |
256 |
+ |
extern void m68k_emulop_return (void); |
257 |
|
extern void init_m68k (void); |
258 |
|
extern void exit_m68k (void); |
244 |
– |
extern void m68k_go (int); |
259 |
|
extern void m68k_dumpstate (uaecptr *); |
260 |
|
extern void m68k_disasm (uaecptr, uaecptr *, int); |
261 |
|
extern void m68k_reset (void); |
262 |
|
extern void m68k_enter_debugger(void); |
263 |
+ |
extern int m68k_do_specialties(void); |
264 |
|
|
265 |
|
extern void mmu_op (uae_u32, uae_u16); |
266 |
|
|
287 |
|
#define CPU_OP_NAME(a) op ## a |
288 |
|
|
289 |
|
/* 68020 + 68881 */ |
290 |
< |
extern struct cputbl op_smalltbl_0[]; |
290 |
> |
extern struct cputbl op_smalltbl_0_ff[]; |
291 |
|
/* 68020 */ |
292 |
< |
extern struct cputbl op_smalltbl_1[]; |
292 |
> |
extern struct cputbl op_smalltbl_1_ff[]; |
293 |
|
/* 68010 */ |
294 |
< |
extern struct cputbl op_smalltbl_2[]; |
294 |
> |
extern struct cputbl op_smalltbl_2_ff[]; |
295 |
|
/* 68000 */ |
296 |
< |
extern struct cputbl op_smalltbl_3[]; |
296 |
> |
extern struct cputbl op_smalltbl_3_ff[]; |
297 |
|
/* 68000 slow but compatible. */ |
298 |
< |
extern struct cputbl op_smalltbl_4[]; |
284 |
< |
|
285 |
< |
extern cpuop_func *cpufunctbl[65536] ASM_SYM_FOR_FUNC ("cpufunctbl"); |
298 |
> |
extern struct cputbl op_smalltbl_4_ff[]; |
299 |
|
|
300 |
+ |
extern void m68k_do_execute(void); |
301 |
+ |
extern void m68k_execute(void); |
302 |
+ |
|
303 |
|
#endif /* NEWCPU_H */ |